stanford-ppl / spatial-quickstartLinks
Quickstart for Spatial language
☆35Updated 5 years ago
Alternatives and similar repositories for spatial-quickstart
Users that are interested in spatial-quickstart are comparing it to the libraries listed below
Sorting:
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆289Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- Chisel/Firrtl execution engine☆155Updated last year
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 7 years ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Updated 6 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆57Updated 5 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Chisel components for FPGA projects☆128Updated 2 years ago
- Provides Spatial with front-end support from popular machine learning frameworks☆34Updated 6 years ago
- Connectal is a framework for software-driven hardware development.☆176Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Updated 2 years ago
- HLS branch of Halide☆79Updated 7 years ago
- Next generation CGRA generator☆118Updated last week
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 8 years ago
- Python-based hardware modeling framework☆245Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆294Updated 2 months ago
- ☆104Updated 3 years ago
- Lipsi: Probably the Smallest Processor in the World☆89Updated last year
- ☆88Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 10 years ago
- Useful utilities for BAR projects☆32Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 4 months ago
- ☆82Updated last year
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Open-source FPGA research and prototyping framework.☆211Updated last year