stanford-ppl / spatial-quickstart
Quickstart for Spatial language
☆34Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for spatial-quickstart
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆97Updated 4 years ago
- Floating point modules for CHISEL☆28Updated 10 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- HLS branch of Halide☆77Updated 6 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Updated 6 years ago
- ☆84Updated last year
- A Language for Closed-form High-level ARchitecture Modeling☆18Updated 4 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆37Updated 8 years ago
- Chisel/Firrtl execution engine☆153Updated 2 months ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆100Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆72Updated 5 years ago
- Useful utilities for BAR projects☆30Updated 10 months ago
- RISC-V GPGPU☆34Updated 4 years ago
- Provides Spatial with front-end support from popular machine learning frameworks☆32Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 5 years ago
- ☆131Updated 2 years ago
- Next generation CGRA generator☆106Updated this week
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆15Updated 5 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆208Updated 4 years ago
- ☆101Updated 2 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆274Updated 5 months ago
- ☆78Updated this week
- A fault-injection framework using Chisel and FIRRTL☆33Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- Builds, flow and designs for the alpha release☆53Updated 4 years ago
- ☆42Updated 3 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago