stanford-ppl / spatial-quickstartLinks
Quickstart for Spatial language
☆34Updated 4 years ago
Alternatives and similar repositories for spatial-quickstart
Users that are interested in spatial-quickstart are comparing it to the libraries listed below
Sorting:
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆282Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Chisel/Firrtl execution engine☆154Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- Provides Spatial with front-end support from popular machine learning frameworks☆33Updated 5 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 5 years ago
- ☆88Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- Chisel components for FPGA projects☆126Updated 2 years ago
- HLS branch of Halide☆78Updated 7 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- ☆103Updated 3 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Connectal is a framework for software-driven hardware development.☆172Updated last year
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- A scala based simulator for circuits described by a LoFirrtl file☆50Updated 2 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Updated 6 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆86Updated this week
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 7 years ago
- Python-based hardware modeling framework☆244Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆120Updated 2 years ago
- Next generation CGRA generator☆114Updated last week
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 6 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago