stanford-ppl / spatial-quickstartLinks
Quickstart for Spatial language
☆34Updated 4 years ago
Alternatives and similar repositories for spatial-quickstart
Users that are interested in spatial-quickstart are comparing it to the libraries listed below
Sorting:
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆282Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Chisel/Firrtl execution engine☆153Updated last year
- Floating point modules for CHISEL☆31Updated 10 years ago
- HLS branch of Halide☆78Updated 7 years ago
- Provides Spatial with front-end support from popular machine learning frameworks☆33Updated 5 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- ☆103Updated 3 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆85Updated 3 months ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Connectal is a framework for software-driven hardware development.☆172Updated last year
- Next generation CGRA generator☆113Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- ☆88Updated 2 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 6 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆163Updated 2 months ago
- RISC-V GPGPU☆34Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Chisel components for FPGA projects☆126Updated last year
- Python-based hardware modeling framework☆243Updated 5 years ago
- ☆82Updated 6 months ago
- ☆11Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago