Quickstart for Spatial language
☆35Oct 1, 2020Updated 5 years ago
Alternatives and similar repositories for spatial-quickstart
Users that are interested in spatial-quickstart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆289Jun 2, 2024Updated last year
- Scala staging framework☆18Jul 13, 2018Updated 7 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- The code for paper: Neuralpower: Predict and deploy energy-efficient convolutional neural networks☆24Jul 10, 2019Updated 6 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- Black-box Optimizer based on Bayesian Optimization☆159Apr 15, 2024Updated last year
- ☆19Jul 12, 2024Updated last year
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Nov 14, 2018Updated 7 years ago
- Yilong's NetFPGA-10G Repo☆12May 7, 2015Updated 10 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆12Feb 22, 2018Updated 8 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- ☆30Oct 16, 2022Updated 3 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated 11 months ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Jul 16, 2024Updated last year
- HLS branch of Halide☆79Jul 6, 2018Updated 7 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- STLC-related snippets in Agda☆16May 1, 2013Updated 12 years ago
- Fine Grain FPGA Overlay Architecture and Tools☆27Nov 5, 2021Updated 4 years ago
- Vitis HLS LLVM source code and examples☆406Sep 30, 2025Updated 5 months ago
- Python wrapper for isl, an integer set library☆82Mar 9, 2026Updated 2 weeks ago
- My master thesis about generic programming and ornaments☆16Jul 5, 2016Updated 9 years ago
- Some CRDT implementations in Datalog☆18Jul 20, 2018Updated 7 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 4 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated last month
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆57Sep 15, 2020Updated 5 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- ☆17Oct 28, 2025Updated 4 months ago
- PYNQ with Chisel and Rust☆26Jan 2, 2018Updated 8 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- Interactive Pinout Generator☆13Dec 28, 2025Updated 2 months ago
- Dangerous Dave in TIC-80☆10Jun 22, 2022Updated 3 years ago
- The CLooG Code Generator in the Polyhedral Model☆52Jun 26, 2023Updated 2 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Implementation of Lightweight Modular Staging (LMS) in Python☆48Apr 2, 2019Updated 6 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- Dependently typed Algorithm M and friends☆26Jun 2, 2018Updated 7 years ago