stanford-ppl / spatial-quickstartLinks
Quickstart for Spatial language
☆34Updated 4 years ago
Alternatives and similar repositories for spatial-quickstart
Users that are interested in spatial-quickstart are comparing it to the libraries listed below
Sorting:
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- The Shang high-level synthesis framework☆119Updated 11 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- HLS branch of Halide☆76Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 5 years ago
- Next generation CGRA generator☆111Updated last week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 weeks ago
- ☆87Updated 2 years ago
- Chisel/Firrtl execution engine☆153Updated 9 months ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- ☆24Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆282Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- The PE for the second generation CGRA (garnet).☆17Updated last month
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- ☆103Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- A polyhedral compiler for hardware accelerators☆59Updated 10 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Updated 6 years ago