stanford-ppl / spatial-quickstart
Quickstart for Spatial language
☆34Updated 4 years ago
Alternatives and similar repositories for spatial-quickstart:
Users that are interested in spatial-quickstart are comparing it to the libraries listed below
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆99Updated 5 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆281Updated 9 months ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- HLS branch of Halide☆77Updated 6 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- ☆81Updated last month
- ☆85Updated 2 years ago
- Chisel/Firrtl execution engine☆153Updated 7 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- Provides Spatial with front-end support from popular machine learning frameworks☆33Updated 5 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆210Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- Next generation CGRA generator☆109Updated this week
- ☆15Updated 4 years ago
- ☆55Updated 2 years ago
- Useful utilities for BAR projects☆31Updated last year
- RISC-V GPGPU☆34Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago