stanford-ppl / spatial-quickstart
Quickstart for Spatial language
☆34Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for spatial-quickstart
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆97Updated 4 years ago
- Floating point modules for CHISEL☆28Updated 10 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Chisel/Firrtl execution engine☆153Updated 3 months ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆100Updated 6 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- Workload ISA-Independent Characterization of Applications☆11Updated 7 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆19Updated 4 years ago
- ☆131Updated 2 years ago
- Next generation CGRA generator☆106Updated this week
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆15Updated 5 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Updated 6 years ago
- HLS branch of Halide☆77Updated 6 years ago
- ☆84Updated last year
- ☆78Updated 2 weeks ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆37Updated 8 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆274Updated 5 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- Useful utilities for BAR projects☆30Updated 10 months ago
- Provides dot visualizations of chisel/firrtl circuits☆115Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Provides Spatial with front-end support from popular machine learning frameworks☆32Updated 5 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆76Updated this week
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆84Updated 5 years ago
- ☆42Updated 3 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- A polyhedral compiler for hardware accelerators☆56Updated 3 months ago