loongson-community / open-la500
Mirror of https://gitee.com/loongson-edu/open-la500.git
☆17Updated 4 months ago
Alternatives and similar repositories for open-la500:
Users that are interested in open-la500 are comparing it to the libraries listed below
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 5 months ago
- This is an IDE for YSYX_NPC debuging☆12Updated 4 months ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 2 months ago
- ☆17Updated last month
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 2 months ago
- "aura" my super-scalar O3 cpu core☆24Updated 11 months ago
- Build mini linux for your own RISC-V emulator!☆19Updated 7 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆20Updated last week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 weeks ago
- Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.☆16Updated 7 months ago
- ☆63Updated 2 weeks ago
- ☆25Updated 3 months ago
- ☆11Updated 2 months ago
- ☆66Updated 9 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆26Updated last year
- 本项目已被合并至官方Chiplab中☆11Updated 3 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- 基于difftest改进的CPU敏捷开发框架（龙芯杯2024）☆15Updated 8 months ago
- Documentation for XiangShan Design☆24Updated last week
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆11Updated last month
- ☆21Updated last month
- The official website of One Student One Chip project.☆10Updated 3 weeks ago
- 给NEMU移植Linux Kernel!☆14Updated last month
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 7 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆48Updated 6 months ago
- ☆18Updated 8 months ago
- ☆64Updated 3 months ago
- ☆35Updated last year
- 2022龙芯杯个人赛三等奖作品☆14Updated last year
- ☆86Updated this week