loongson-community / open-la500Links
Mirror of https://gitee.com/loongson-edu/open-la500.git
☆19Updated last year
Alternatives and similar repositories for open-la500
Users that are interested in open-la500 are comparing it to the libraries listed below
Sorting:
- "aura" my super-scalar O3 cpu core☆24Updated last year
- This is an IDE for YSYX_NPC debuging☆12Updated last year
- ☆21Updated 7 months ago
- ☆11Updated 3 weeks ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Updated last year
- 本项目已被合并至官方Chiplab中☆13Updated last year
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 10 months ago
- 给NEMU移植Linux Kernel!☆22Updated 7 months ago
- A docker image for One Student One Chip's debug exam☆10Updated 2 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Updated last year
- ☆20Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 9 months ago
- ☆89Updated 2 months ago
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- ☆36Updated 5 months ago
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- Basic chisel difftest environment for RTL design (WIP☆20Updated 10 months ago
- ☆67Updated last year
- ☆32Updated 5 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- Pick your favorite language to verify your chip.☆75Updated last week
- ☆64Updated 2 weeks ago
- ☆70Updated 11 months ago
- ☆29Updated 11 months ago
- CPU敏捷开发框架（龙芯杯2024）☆25Updated last year
- A fork of Xiangshan for AI☆35Updated this week
- The Scala parser to parse riscv/riscv-opcodes generate☆21Updated 4 months ago
- The official website of One Student One Chip project.☆11Updated last month