loongson-community / open-la500Links
Mirror of https://gitee.com/loongson-edu/open-la500.git
☆24Updated last year
Alternatives and similar repositories for open-la500
Users that are interested in open-la500 are comparing it to the libraries listed below
Sorting:
- ☆36Updated 6 months ago
- ☆11Updated last month
- This is an IDE for YSYX_NPC debuging☆12Updated last year
- 给NEMU移植Linux Kernel!☆22Updated 8 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Updated 10 months ago
- ☆21Updated 8 months ago
- A docker image for One Student One Chip's debug exam☆10Updated 2 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Updated 11 months ago
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- 本项目已被合并至官方Chiplab中☆13Updated last year
- Pick your favorite language to verify your chip.☆77Updated this week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 9 months ago
- "aura" my super-scalar O3 cpu core☆25Updated last year
- ☆90Updated 2 months ago
- Xiangshan deterministic workloads generator☆24Updated 8 months ago
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- A fork of Xiangshan for AI☆36Updated last week
- Documentation for XiangShan Design☆41Updated last week
- ☆30Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Updated last week
- The Scala parser to parse riscv/riscv-opcodes generate☆22Updated last week
- ☆71Updated this week
- ☆66Updated last year
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 3 years ago
- CQU Dual Issue Machine☆38Updated last year
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆46Updated 2 months ago
- ☆65Updated last month
- The official website of One Student One Chip project.☆11Updated last week
- ☆32Updated 6 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Updated last year