☆29Jun 19, 2025Updated 8 months ago
Alternatives and similar repositories for ysyx-slides
Users that are interested in ysyx-slides are comparing it to the libraries listed below
Sorting:
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated last month
- ☆36Jul 22, 2025Updated 7 months ago
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated last month
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- ☆21May 26, 2025Updated 9 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Updated this week
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆26Jan 2, 2025Updated last year
- ☆11Dec 23, 2025Updated 2 months ago
- 【2024年新版】国科大 陈云霁 智能计算系统AICS实验代码☆13May 31, 2024Updated last year
- 基于Risc-V的计算机体系结构设计。一栈式打通riscv架构硬件模拟器、操作系统、应用层！☆19Nov 25, 2024Updated last year
- QuardStar Tutorial is all you need !☆17Sep 11, 2024Updated last year
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 9 months ago
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆23Sep 14, 2024Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆200Oct 14, 2024Updated last year
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 3 months ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Aug 9, 2024Updated last year
- ☆30Jan 23, 2025Updated last year
- ☆66Aug 5, 2024Updated last year
- ☆72Apr 23, 2023Updated 2 years ago
- Run Linux on RISC-V Spike Simulator☆67Nov 21, 2025Updated 3 months ago
- Luthier, a GPU binary instrumentation tool for AMD GPUs☆27Updated this week
- ☆93Nov 12, 2025Updated 3 months ago
- AXI协议规范中文翻译版☆171Jul 5, 2022Updated 3 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- ☆19Feb 12, 2026Updated 3 weeks ago
- ☆13Jan 16, 2026Updated last month
- RISC-V 64 CPU☆10Oct 4, 2025Updated 5 months ago
- iEDA water-drop training initiative☆13Sep 10, 2024Updated last year
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- Xilinx AXI VIP example of use☆43Apr 24, 2021Updated 4 years ago
- gem5 FS模式实验手册☆44Mar 8, 2023Updated 3 years ago
- ☆14Dec 27, 2024Updated last year
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- ☆12Sep 18, 2024Updated last year
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 2 months ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year