Alternatives and similar repositories for spike-plugin

Users that are interested in spike-plugin are comparing it to the libraries listed below

• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆116Updated 3 years ago
• Intensivate / learning-journey
  Chisel Learning Journey
  ☆111Updated 2 years ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆196Updated this week
• olofk / ipyxact
  Python-based IP-XACT parser and utilities
  ☆143Updated last year
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆227Updated 10 months ago
• schoeberl / wildcat
  An implementation of RISC-V
  ☆47Updated last month
• TsaiAnson / verif
  ☆12Updated 4 years ago
• RoaLogic / plic
  Platform Level Interrupt Controller
  ☆44Updated last year
• antmicro / fastvdma
  Antmicro's fast, vendor-neutral DMA IP in Chisel
  ☆129Updated 8 months ago
• chipsalliance / VeeR-ISS
  ☆151Updated 2 years ago
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆137Updated this week
• ccelio / chisel-style-guide
  A Style Guide for the Chisel Hardware Construction Language
  ☆109Updated 4 years ago
• x-heep / x-heep
  eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V
  ☆238Updated last week
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆34Updated 2 years ago
• chipsalliance / uvm-verilator
  ☆113Updated 2 months ago
• csail-csg / pyverilator
  Python wrapper for verilator model
  ☆93Updated last year
• freechipsproject / diagrammer
  Provides dot visualizations of chisel/firrtl circuits
  ☆123Updated 2 years ago
• aignacio / nox
  RISC-V Nox core
  ☆71Updated 6 months ago
• openhwgroup / cv-hpdcache
  RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores
  ☆98Updated this week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆178Updated 3 weeks ago
• riscv-ovpsim / imperas-riscv-tests
  ☆193Updated 2 years ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆186Updated last year
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆138Updated last week
• anikau31 / systemc-clang
  This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
  ☆89Updated last year
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆135Updated 7 years ago
• leros-dev / leros
  A Tiny Processor Core
  ☆114Updated 6 months ago
• dpretet / svut
  SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
  ☆79Updated last year
• proteus-core / proteus
  The SpinalHDL design of the Proteus core, an extensible RISC-V core.
  ☆61Updated last month
• thiemchu / rvcorep
  ☆10Updated 3 years ago
• fukatani / Pyverilog_toolbox
  ☆43Updated 7 years ago