Example code for an MMIO plugin for Spike, the RISC-V ISA simulator.
☆12Aug 29, 2019Updated 6 years ago
Alternatives and similar repositories for spike-plugin
Users that are interested in spike-plugin are comparing it to the libraries listed below
Sorting:
- ☆14Aug 31, 2025Updated 6 months ago
- Qemu Emulator for TTGO TDisplay esp32 board.☆26Feb 9, 2026Updated 3 weeks ago
- Extremely Simple Microbenchmarks☆19Jun 27, 2023Updated 2 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- ☆11May 30, 2018Updated 7 years ago
- build and package Inkscape on macOS☆10Dec 11, 2025Updated 2 months ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Nov 8, 2016Updated 9 years ago
- REST Server for MongoDB (using node.js)☆25Apr 22, 2012Updated 13 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- CircuitPython - a Python implementation for teaching coding with microcontrollers☆10Dec 16, 2020Updated 5 years ago
- Visualize the JavaScript scope chain☆12Jun 1, 2017Updated 8 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- Scala SBT (Giter8) Template (Multi-Module with App)☆10Dec 23, 2016Updated 9 years ago
- Automatically add pam_tid.so at each startup☆13Dec 14, 2021Updated 4 years ago
- ☆16Aug 11, 2016Updated 9 years ago
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago
- Create Draw.io (diagrams.net) drawings, with Python☆14Jul 18, 2023Updated 2 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- Emacs Verilog Tree-sitter Major-mode☆11Updated this week
- Verilog Plugin for Intellij IDEA☆10Oct 22, 2020Updated 5 years ago
- Giter8 template for a simple project that uses sbt-crossproject.☆11Jul 16, 2018Updated 7 years ago
- Initial Rust implementation of FAEST☆14Jul 6, 2023Updated 2 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 2 months ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 9 years ago
- Firmware for the ftDuino controller☆11Jul 6, 2022Updated 3 years ago
- Repository for the current status of the LESS submission☆13Feb 4, 2026Updated 3 weeks ago
- ☆14Nov 30, 2023Updated 2 years ago
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 3 years ago
- Misc utility FPGA cores☆12Mar 21, 2023Updated 2 years ago
- ☆12May 20, 2021Updated 4 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 10 months ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Simple instruction set simulator for ARMv6-M (Cortex M0)☆18Jun 2, 2019Updated 6 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 4 years ago