labis7 / UNET-FPGA
Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of the network are being accelerated.
☆13Updated 3 years ago
Related projects: ⓘ
- 一种基于FPGA平台的实时 视频去雾系统项目代码，其中bit流文件可以直接下载到PYNQ-Z2开发板上，通过usb和hdmi设备输入有雾视频，将去雾后的视频输出到显示屏上。c++源代码部分是我们的去雾IP核的源代码。☆16Updated 4 years ago
- The Final Project of team 8, NTUEE, Digital Circuits Lab (2021 Fall)☆25Updated 2 years ago
- FPGA实现动态图像识别☆12Updated 4 years ago
- ☆16Updated 2 years ago
- FPGA图像处理仿真平台☆21Updated 2 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- Codes to implement MobileNet V2 in a FPGA☆22Updated 3 years ago
- This is PYNQ based human target detection project, mainly implemented based on FPGA Yolov2 Acceleration Algorithm; this project can take …☆10Updated 3 years ago
- 搭建卷积神经网络并利用FPGA加速实现交通标志识别☆23Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆64Updated 5 years ago
- ☆26Updated last year
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- it is a set for all the respository of the project.☆94Updated 5 years ago
- HLS demos of image processing☆9Updated 4 years ago
- ☆44Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- Low-Precision YOLO on PYNQ with FINN☆26Updated 9 months ago
- This project will use ZYNQ 7020 to build the PYNQ framework, and build face detection algorithm, and finally use USB camera to detect fac…☆24Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆59Updated 3 years ago
- Use Vitis AI to deploy yolov5 on ZCU104☆23Updated 3 months ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆110Updated 3 years ago
- FPGA☆137Updated 2 months ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆25Updated 2 years ago
- a project build the SSD net in pynq-z2☆14Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆20Updated 2 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆33Updated 4 years ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆13Updated last year
- hls code zynq 7020 pynq z2 CNN☆74Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆18Updated 3 years ago