labis7 / UNET-FPGALinks
Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of the network are being accelerated.
☆16Updated 4 years ago
Alternatives and similar repositories for UNET-FPGA
Users that are interested in UNET-FPGA are comparing it to the libraries listed below
Sorting:
- 基于verilog实现了ISP图像处理IP☆302Updated 3 years ago
- Constrast limited adaptive histogram equlization based on Verilog☆40Updated 2 years ago
- xkISP:Xinkai ISP IP Core (HLS)☆294Updated 2 years ago
- Use Vitis AI to deploy yolov5 on ZCU104☆40Updated 11 months ago
- FPGA图像处理仿真平台☆28Updated 3 years ago
- ☆16Updated 3 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆30Updated 3 years ago
- FPGA实现动态图像识别☆23Updated 5 years ago
- Some design examples of Verilog about digital circuits☆26Updated 5 years ago
- The Final Project of team 8, NTUEE, Digital Circuits Lab (2021 Fall)☆37Updated 3 years ago
- FPGA☆159Updated last year
- FPGA project☆234Updated 3 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆55Updated last year
- 一种基于FPGA平台的实时视频去雾系统项目代码,其中bit流文件可以直接下载到PYNQ-Z2开发板上,通过usb和hdmi设备输入有雾视频,将去雾后的视频输出到显示屏上。c++源代码部分是我们的去雾IP核的源代码。☆21Updated 6 years ago
- ☆26Updated 3 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 5 years ago
- ☆56Updated 2 years ago
- ☆33Updated 4 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆361Updated 2 years ago
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆105Updated 3 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- verilog实现systolic array及配套IO☆10Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆307Updated 8 months ago
- Vitis AI Lab: MNIST classifier☆19Updated 3 years ago
- image processing based FPGA☆113Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆155Updated last year
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆261Updated last year
- 代码在这个库里 Code is here☆65Updated 4 months ago
- 一个开源的FPGA神经网络加速器。☆185Updated 2 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Updated last year