labis7 / UNET-FPGA
Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of the network are being accelerated.
☆14Updated 3 years ago
Alternatives and similar repositories for UNET-FPGA:
Users that are interested in UNET-FPGA are comparing it to the libraries listed below
- FPGA图像处理仿真平台☆25Updated 2 years ago
- 一种基于FPGA平台的实时视频去雾系统项目代码,其中bit流文件可以直接下载到PYNQ-Z2开发板上,通过usb和hdmi设备输入有雾视频,将去雾后的视频输出到显示屏上。c++源代码部分是我们的去雾IP核的源代码。☆18Updated 5 years ago
- FPGA实现动态图像识别☆16Updated 4 years ago
- ☆16Updated 2 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- This is PYNQ based human target detection project, mainly implemented based on FPGA Yolov2 Acceleration Algorithm; this project can take …☆9Updated 4 years ago
- 搭建卷积神经网络并利用FPGA加速实现交通标志识别☆26Updated 4 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆21Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago
- Codes to implement MobileNet V2 in a FPGA☆24Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆36Updated 4 years ago
- Implementation of Canny Edge Detection on Cyclone IV. To run project you need Quartus and ModelSim.☆11Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆134Updated 4 years ago
- ☆26Updated 2 years ago
- Constrast limited adaptive histogram equlization based on Verilog☆29Updated last year
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- The Final Project of team 8, NTUEE, Digital Circuits Lab (2021 Fall)☆28Updated 2 years ago
- a project build the SSD net in pynq-z2☆15Updated 4 years ago
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆89Updated 2 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- ☆29Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- Low-Precision YOLO on PYNQ with FINN☆30Updated last year
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆45Updated 4 years ago
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆15Updated 4 years ago