Alternatives and similar repositories for UNET-FPGA

Users that are interested in UNET-FPGA are comparing it to the libraries listed below

• nicyyyy / FPGA-CLAHE
  Constrast limited adaptive histogram equlization based on Verilog
  ☆41Updated 2 years ago
• wgq18 / img_defog
  一种基于FPGA平台的实时视频去雾系统项目代码，其中bit流文件可以直接下载到PYNQ-Z2开发板上，通过usb和hdmi设备输入有雾视频，将去雾后的视频输出到显示屏上。c++源代码部分是我们的去雾IP核的源代码。
  ☆21Updated 6 years ago
• bird1and1fish / Frame_Difference
  FPGA实现动态图像识别
  ☆23Updated 5 years ago
• Jurisu25 / Vitis-ai-zcu104-yolov5
  Use Vitis AI to deploy yolov5 on ZCU104
  ☆40Updated last year
• BambooWhispering / FPGA-image-simulation
  FPGA图像处理仿真平台
  ☆28Updated 3 years ago
• Maxwellhyh / AMD_AECG_Summer_School_Projects
  ☆16Updated 3 years ago
• vivian13maker / The-advanced-work-of-Object-detection-based-on-FPGAs
  ☆33Updated 4 years ago
• GeneralZDS / FPGA-DCNN-Accelerator
  基于HLS的高效深度卷积神经网络FPGA实现方法
  ☆71Updated 6 years ago
• DCLAB08 / Real-Time-Image-Video-Dehazing
  The Final Project of team 8, NTUEE, Digital Circuits Lab (2021 Fall)
  ☆37Updated 3 years ago
• matsuda-slab / YOLO_ZYNQ_MASTER
  Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA
  ☆30Updated 3 years ago
• Yu-Zhewen / Tiny_YOLO_v3_ZYNQ
  Implement Tiny YOLO v3 on ZYNQ
  ☆305Updated 9 months ago
• sumanth-kalluri / cnn_hardware_acclerator_for_fpga
  This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…
  ☆194Updated last year
• eda-lab / CNNAF-CNN-Accelerator_init
  CNN-Accelerator based on FPGA developed by verilog HDL.
  ☆48Updated 5 years ago
• AILearnerLi / DAC-SDC-2020-SEUer
  ☆26Updated 3 years ago
• padhi499 / Image-Classification-using-CNN-on-FPGA
  Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.
  ☆162Updated 5 years ago
• bxinquan / zynq_cam_isp_demo
  基于verilog实现了ISP图像处理IP
  ☆309Updated 3 years ago
• openasic-org / xkISP
  xkISP：Xinkai ISP IP Core (HLS)
  ☆300Updated 2 years ago
• adamgallas / fpga_accelerator_yolov3tiny
  [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition
  ☆263Updated last year
• ilaydayaman / CNN_for_SLR
  A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.
  ☆104Updated 2 years ago
• AugustinJose1221 / FPGA-Build
  A novel architectural design for stitching video streams in real-time on an FPGA.
  ☆136Updated 4 years ago
• xbdxwyh / yolov3_fpga_project
  ☆56Updated 2 years ago
• cxlisme / FPGA-proj
  FPGA project
  ☆235Updated 3 years ago
• MasLiang / CNN-On-FPGA
  FPGA
  ☆159Updated last year
• DOUDIU / Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm
  The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…
  ☆56Updated last year
• xupsh / Pynq-CV-OV5640
  Pynq computer vision examples with an OV5640 camera
  ☆58Updated 5 years ago
• qixingzhang / SummerSchool2022-Vitis-AI
  Vitis AI Lab: MNIST classifier
  ☆19Updated 3 years ago
• ChrisZonghaoLi / cnn_conv_accelerator
  A Fix-pointed Rudimentary CNN Convolution Accelerator
  ☆16Updated 5 years ago
• Zero0Hero / yolo_e203_fpga
  Nuclei E203 with yolo accelerator based on xc7k325
  ☆19Updated last year
• lucky-wfw / The-project-of-Verilog
  Some design examples of Verilog about digital circuits
  ☆27Updated 5 years ago
• xilinxfairchild / FPGABasedHighPerformanceTargetChecking
  it is a set for all the respository of the project.
  ☆100Updated 6 years ago