Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of the network are being accelerated.
☆18Feb 25, 2021Updated 5 years ago
Alternatives and similar repositories for UNET-FPGA
Users that are interested in UNET-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Jul 15, 2024Updated 2 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆15Nov 4, 2022Updated 3 years ago
- LeNet5 on PYNQ via HLS☆40May 29, 2023Updated 3 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆11Mar 19, 2024Updated 2 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Sep 27, 2022Updated 3 years ago
- 基于ALINX-AX7020平台的Linux驱动开发学习。☆56Mar 27, 2020Updated 6 years ago
- Low-Precision YOLO on PYNQ with FINN☆38Nov 26, 2023Updated 2 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- ☆11Nov 5, 2019Updated 6 years ago
- ☆11Sep 22, 2022Updated 3 years ago
- ☆13Mar 5, 2024Updated 2 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆21Apr 8, 2024Updated 2 years ago
- HLS code for a BNN accelerator☆17Sep 13, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Stable diffusion dedicated Hardware with multiple pipelined processor cores☆14Apr 9, 2026Updated 3 months ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 11 months ago
- ☆23Sep 17, 2024Updated last year
- 本项目是利用Faster-RCNN算法对目标进行识别与分类。深度学习框架是MXNet，迁移训练和fine-tuning的模型是VGG16和ResNet-101两个模型。语言是python和pyqt。用pyqt简单的做了一个操作界面。界面如图show.png所示☆13Dec 22, 2019Updated 6 years ago
- Unofficial Pytorch-Implementation of "1M parameters are enough? A lightweight CNN-Based model for medical image segmentation".☆13Aug 15, 2023Updated 2 years ago
- This technology implements a PQC accelerator for FPGA-based SoCs using HLS. It supports CRYSTALS-Kyber (ML-KEM) and CRYSTALS-Dilithium (M…☆23Jul 16, 2025Updated last year
- ☆13Sep 19, 2024Updated last year
- 基于交叉结构光视觉传感器的智能焊缝识别系统☆17Aug 26, 2023Updated 2 years ago
- This repository contains the details and the code for the MIPS32 ISA based RISC Processor, which is implemented in 5 stage pipelined conf…☆19Apr 26, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- Hardware and software implementation of Sparsely-active SNNs☆24Mar 6, 2026Updated 4 months ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆34Mar 2, 2022Updated 4 years ago
- Synthetic exterior acoustic scattering data and sample parsing code.☆17Feb 5, 2020Updated 6 years ago
- 基于FPGA的CNN图像分类系统☆15Nov 27, 2021Updated 4 years ago
- Drastically Reducing the Number of Trainable Parameters in Deep CNNs by Inter-layer Kernel-sharing☆14Mar 28, 2023Updated 3 years ago
- ACM Class 2017 Computer Architecture☆10Jan 11, 2018Updated 8 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆14Nov 19, 2023Updated 2 years ago
- Implementation of adaptive filters such as BMFLC, FLC, and WFLC in C++ using Arduino☆18Jul 13, 2017Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A demo of running a custom object detection model on Raspberry Pi☆15Sep 14, 2022Updated 3 years ago
- [TMLR 2024] Revisiting Random Weight Perturbation for Efficiently Improving Generalization☆12Oct 18, 2024Updated last year
- TCP tunnel powered by epoll☆15Dec 16, 2021Updated 4 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆32Mar 9, 2023Updated 3 years ago
- Hardware Accelerators on FPGA for Computer Vision Applications☆15Dec 16, 2025Updated 7 months ago
- ☆14Jun 18, 2020Updated 6 years ago
- The code of our paper: Perceptual Video Coding for Machines via Satisfied Machine Ratio Modeling.☆17Jan 10, 2024Updated 2 years ago