labis7 / UNET-FPGA
Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of the network are being accelerated.
☆16Updated 4 years ago
Alternatives and similar repositories for UNET-FPGA:
Users that are interested in UNET-FPGA are comparing it to the libraries listed below
- 搭建卷积神经网络并利用FPGA加速实现交通标志识别☆26Updated 4 years ago
- ☆16Updated 2 years ago
- 一种基于FPGA平台的实时视频去雾系统项目代码,其中bit流文件可以直接下载到PYNQ-Z2开发板上,通过usb和hdmi设备输入有雾视频,将去雾后的视频输出到显示屏上。c++源代码部分是我们的去雾IP核的源代码。☆19Updated 5 years ago
- FPGA实现动态图像识别☆21Updated 4 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- FPGA图像处理仿真平台☆26Updated 3 years ago
- This is PYNQ based human target detection project, mainly implemented based on FPGA Yolov2 Acceleration Algorithm; this project can take …☆9Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago
- Vitis AI Lab: MNIST classifier☆18Updated 2 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆146Updated 4 years ago
- Constrast limited adaptive histogram equlization based on Verilog☆33Updated last year
- ☆26Updated 2 years ago
- Low-Precision YOLO on PYNQ with FINN☆31Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆15Updated 4 years ago
- Use Vitis AI to deploy yolov5 on ZCU104☆35Updated 4 months ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- Implementation of Canny Edge Detection on Cyclone IV. To run project you need Quartus and ModelSim.☆14Updated 5 years ago
- The Final Project of team 8, NTUEE, Digital Circuits Lab (2021 Fall)☆32Updated 3 years ago
- HLS demos of image processing☆9Updated 5 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 4 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆28Updated last year
- ☆52Updated 2 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆38Updated last year
- ☆29Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆38Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆76Updated 2 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago