splAcharya / DigitalOscilloscope_Zynq7000Soc
A digital Oscilloscope designed using Zedboard (Zynq7000Soc). The input signal is sample and processed using Zedboard and the sample data is displayed using a Graphical User Interface which mimics an Oscilloscope.
☆18Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for DigitalOscilloscope_Zynq7000Soc
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆38Updated 3 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆45Updated 2 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆67Updated 2 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆29Updated 4 years ago
- 4-Layer XC7Z010 DDR3 Layout☆14Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆50Updated 3 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆55Updated 2 years ago
- FPGA-Based DIY Function Generator☆48Updated 3 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆47Updated 4 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆53Updated 2 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆17Updated 4 years ago
- ☆46Updated 3 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- A collection of phase locked loop (PLL) related projects☆99Updated 9 months ago
- AD7606 driver verilog☆36Updated 5 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆64Updated 7 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆27Updated 3 years ago
- This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals☆17Updated last year
- FPGA based 30ps RMS TDCs☆77Updated 6 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆41Updated 2 years ago
- FPGA Technology Exchange Group相关文件管理☆39Updated 11 months ago
- An HDL design for sending data over Ethernet☆34Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆40Updated 2 years ago
- The implementation of AD9371 on KC705☆20Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆26Updated 3 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆60Updated last year
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆19Updated 8 years ago
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆60Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago