splAcharya / DigitalOscilloscope_Zynq7000Soc

Related projects ⓘ

Alternatives and complementary repositories for DigitalOscilloscope_Zynq7000Soc

• Hamid-R-Tanhaei / ZYNQ_ADC_DMA_LWIP
  Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP
  ☆39Updated 3 years ago
• cjhonlyone / ADC-lvds
  Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
  ☆45Updated 2 years ago
• Elrori / Delta-sigma-ADC-verilog
  Delta-sigma ADC,PDM audio FPGA Implementation
  ☆67Updated 2 years ago
• hkhajanchi / fpga-pid
  Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA
  ☆29Updated 4 years ago
• BBN-Q / VHDL-JESD204b
  JESD204b modules in VHDL
  ☆29Updated 5 years ago
• jobisoft / jTDC
  FPGA based 30ps RMS TDCs
  ☆78Updated 6 years ago
• ultraembedded / core_usb_cdc
  Basic USB-CDC device core (Verilog)
  ☆73Updated 3 years ago
• davemuscle / sigma_delta_converters
  Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
  ☆55Updated 2 years ago
• ultraembedded / core_ft60x_axi
  FTDI FT600 SuperSpeed USB3.0 to AXI bus master
  ☆87Updated 4 years ago
• ultraembedded / core_usb_host
  Basic USB 1.1 Host Controller for small FPGAs
  ☆85Updated 4 years ago
• lekgolo167 / enxor-logic-analyzer
  FPGA Logic Analyzer and GUI
  ☆91Updated last year
• PCB-Arts / zynq-feather
  ☆46Updated 3 years ago
• maxs-well / ad7606-driver-verilog
  AD7606 driver verilog
  ☆37Updated 5 years ago
• ts-manuel / DDS-Function-Generator
  FPGA-Based DIY Function Generator
  ☆49Updated 3 years ago
• tirfil / VhdI2CSlave
  I2C Slave Interface (Vhdl)
  ☆20Updated 2 years ago
• ZipCPU / dpll
  A collection of phase locked loop (PLL) related projects
  ☆99Updated 10 months ago
• suisuisi / FPGAandUSB3.0
  FPGA和USB3.0桥片实现USB3.0通信
  ☆54Updated 2 years ago
• ultraembedded / core_audio
  Audio controller (I2S, SPDIF, DAC)
  ☆80Updated 5 years ago
• madamic / zynq_tdc
  A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC
  ☆51Updated 3 years ago
• nandland / memory
  Single Port RAM, Dual Port RAM, FIFO
  ☆20Updated 2 years ago
• FMCHUB / Lib_Altium
  Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard
  ☆42Updated 2 years ago
• m-labs / jesd204b
  JESD204B core for Migen/MiSoC
  ☆36Updated 3 years ago
• ultraembedded / core_ftdi_bridge
  FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge
  ☆28Updated 3 years ago
• ultraembedded / core_usb_uart
  USB serial device (CDC-ACM)
  ☆36Updated 4 years ago
• viktor-nikolov / MicroBlaze-DDR3-tutorial
  Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application
  ☆30Updated 5 months ago
• Hello-FPGA / ZYNQ7020_Core_Board
  This is xc7z020clg400 FPGA hardware core board design
  ☆27Updated last year
• fcayci / vhdl-axis-uart
  UART to AXI Stream interface written in VHDL
  ☆16Updated 2 years ago
• dragonlock2 / ftdi_dumps
  FTDI EEPROM dumps for common JTAG FPGA programmers
  ☆71Updated last year
• briansune / FPGA-Camera-MIPI-DVP-Verilog
  FPGA Camera Parallel & MIPI Verilog
  ☆15Updated last month
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆64Updated 7 years ago