chenshuo / veriloglabsLinks
Undergraduate digital circuit laboratory
☆29Updated 2 years ago
Alternatives and similar repositories for veriloglabs
Users that are interested in veriloglabs are comparing it to the libraries listed below
Sorting:
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- AXI总线连接器☆105Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- ☆73Updated 9 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆62Updated 2 years ago
- CPU Design Based on RISCV ISA☆127Updated last year
- 基于FPGA的三速以太网UDP协议栈设计☆35Updated last year
- FPGA实现简单的图像处理算法☆66Updated 2 years ago
- AXI Interconnect☆54Updated 4 years ago
- Open IP in Hardware Description Language.☆28Updated 2 years ago
- AXI协议规范中文翻译版☆171Updated 3 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Updated 7 years ago
- fpga跑sobel识别算法☆44Updated 4 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆81Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆39Updated 3 years ago
- ☆76Updated 5 years ago
- An AXI DDR3 SDRAM controller for FPGA☆43Updated 2 years ago
- AHB DMA 32 / 64 bits☆57Updated 11 years ago
- ☆11Updated 5 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆77Updated 4 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆65Updated last year
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆106Updated 4 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆50Updated 5 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆26Updated 2 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆34Updated 3 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated 2 years ago
- ARM中通过APB总线连接的UART模块☆70Updated 5 years ago