ChenfengZhao / GNNHLSLinks
☆10Updated 2 years ago
Alternatives and similar repositories for GNNHLS
Users that are interested in GNNHLS are comparing it to the libraries listed below
Sorting:
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆42Updated 4 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆53Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 10 months ago
- A list of our chiplet simulaters☆46Updated 6 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆19Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆20Updated 3 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Updated last year
- ☆20Updated last year
- An integrated CGRA design framework☆91Updated 9 months ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆12Updated 5 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Updated 3 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆74Updated 3 years ago
- The open-sourced version of BOOM-Explorer☆46Updated 2 years ago
- RTL generator for SpGEMM☆10Updated 4 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆43Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆61Updated 7 months ago
- ☆16Updated 2 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆224Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- Library of approximate arithmetic circuits☆61Updated 3 years ago
- a Computing In Memory emULATOR framework☆14Updated last year
- ☆29Updated last year
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Updated last month
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆23Updated last year
- ☆18Updated last year
- ☆17Updated 4 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆188Updated last year