vsdip / avsddac_3v3_sky130_v2Links
☆17Updated 3 years ago
Alternatives and similar repositories for avsddac_3v3_sky130_v2
Users that are interested in avsddac_3v3_sky130_v2 are comparing it to the libraries listed below
Sorting:
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆40Updated 2 years ago
- ☆42Updated 3 years ago
- Open source process design kit for 28nm open process☆61Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- ☆13Updated 2 years ago
- ☆12Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆28Updated 3 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆17Updated 4 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Library of open source Process Design Kits (PDKs)☆51Updated this week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆77Updated 4 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Updated 6 years ago
- An open source PDK using TIGFET 10nm devices.☆50Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- Summer School Week 1 & 2 repo☆11Updated 3 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆13Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆48Updated 4 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- Open Source PHY v2☆30Updated last year
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆24Updated last year
- ☆20Updated 3 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆64Updated last week
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆48Updated last week
- ☆84Updated 8 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆59Updated 3 weeks ago