vsdip / avsddac_3v3_sky130_v2Links
☆17Updated 3 years ago
Alternatives and similar repositories for avsddac_3v3_sky130_v2
Users that are interested in avsddac_3v3_sky130_v2 are comparing it to the libraries listed below
Sorting:
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆17Updated 5 months ago
- ☆12Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆40Updated 2 years ago
- ☆43Updated 3 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆13Updated 6 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- ☆13Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Open source process design kit for 28nm open process☆61Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆65Updated last month
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆33Updated 2 years ago
- ☆83Updated 8 months ago
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- Summer School Week 1 & 2 repo☆11Updated 3 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆26Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- Library of open source Process Design Kits (PDKs)☆53Updated last week
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 3 years ago
- ☆20Updated 3 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆34Updated 3 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- Skywaters 130nm Klayout PDK☆27Updated 8 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆24Updated last year