vsdip / avsddac_3v3_sky130_v2
☆16Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for avsddac_3v3_sky130_v2
- ☆39Updated 2 years ago
- ☆11Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆62Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆13Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated 9 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆34Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆63Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆34Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆35Updated this week
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 3 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆38Updated 4 months ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆11Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆20Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated 11 months ago
- ☆10Updated 3 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆13Updated last year
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆20Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆58Updated last week
- SRAM☆20Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆36Updated 3 years ago
- A 10bit SAR ADC in Sky130☆19Updated last year
- ☆20Updated 2 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆21Updated 3 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- SystemVerilog Linter based on pyslang☆22Updated 7 months ago