sethupathib / vsdGraphExtractorLinks
This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.
☆27Updated 4 years ago
Alternatives and similar repositories for vsdGraphExtractor
Users that are interested in vsdGraphExtractor are comparing it to the libraries listed below
Sorting:
- Circuit release of the MAGICAL project☆39Updated 5 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆61Updated last week
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- LAYout with Gridded Objects v2☆65Updated 4 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- ☆47Updated last year
- Tools for working with circuits as graphs in python☆125Updated last year
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆57Updated 3 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆127Updated 2 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Machine Generated Analog IC Layout☆256Updated last year
- ☆150Updated 2 years ago
- ☆90Updated last week
- ☆318Updated 3 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆123Updated last week
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- ☆178Updated 4 years ago
- ☆106Updated 5 years ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated 2 months ago
- IDEA project source files☆108Updated 2 weeks ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 6 months ago
- ☆26Updated 4 years ago
- ☆201Updated 7 months ago
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆37Updated 3 months ago
- EDA physical synthesis optimization kit☆62Updated last year
- Verilog-A simulation models☆84Updated 2 months ago
- ☆77Updated 4 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- ☆31Updated 3 years ago