Alternatives and similar repositories for vsdGraphExtractor

Users that are interested in vsdGraphExtractor are comparing it to the libraries listed below

• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆38Updated 5 years ago
• ABKGroup / PROBE3.0
  ☆47Updated last year
• USCPOSH / AMPSE
  This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…
  ☆25Updated 2 years ago
• ncsu-eda / FreePDK3
  ☆176Updated 4 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆56Updated last week
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆124Updated last year
• magical-eda / MAGICAL
  Machine Generated Analog IC Layout
  ☆255Updated last year
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆64Updated 3 months ago
• Ravenslofty / librecell
  ☆26Updated 4 years ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆40Updated 2 years ago
• ALIGN-analoglayout / ALIGN-public
  ☆318Updated 3 months ago
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆99Updated 5 months ago
• pkuzjx / eda-collection
  ☆105Updated 5 years ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆57Updated 8 months ago
• parallaxsw / OpenSTA
  ☆88Updated last week
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆122Updated last month
• RIOSLaboratory / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆61Updated last year
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆39Updated 6 years ago
• The-OpenROAD-Project / asap7
  ☆194Updated 6 months ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆109Updated last month
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆97Updated 3 years ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆126Updated 2 years ago
• ShonTaware / SRAM_SKY130
  Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns
  ☆78Updated 4 years ago
• ucb-art / BAG_framework
  ☆149Updated 2 years ago
• mflowgen / freepdk-45nm
  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
  ☆187Updated 5 years ago
• sgherbst / sky130-hello-world
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆23Updated 4 years ago
• sandarm-1 / Gm_over_Id_methodology
  Gm over Id methodology
  ☆29Updated 3 years ago
• AUCOHL / Fault
  A complete open-source design-for-testing (DFT) Solution
  ☆164Updated last month
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆62Updated last year
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆59Updated 5 years ago