This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.
☆27Mar 29, 2021Updated 4 years ago
Alternatives and similar repositories for vsdGraphExtractor
Users that are interested in vsdGraphExtractor are comparing it to the libraries listed below
Sorting:
- ☆20Nov 22, 2021Updated 4 years ago
- A collection of design automation algorithms, methodologies, and tools for electronics/photonics, and emerging eda technologies☆19Apr 1, 2023Updated 2 years ago
- ☆338Jan 13, 2026Updated last month
- ☆41Feb 28, 2022Updated 4 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Mar 31, 2021Updated 4 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆15Oct 16, 2021Updated 4 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Nov 1, 2022Updated 3 years ago
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆14Jul 21, 2022Updated 3 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆33Aug 21, 2024Updated last year
- ☆13May 11, 2022Updated 3 years ago
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 2 years ago
- awesome-Analog-IC-Design-Automation☆46Apr 19, 2023Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆47Feb 21, 2026Updated last week
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.☆29May 23, 2025Updated 9 months ago
- SRAM☆22Sep 6, 2020Updated 5 years ago
- Analog Placement Quality Prediction☆25Mar 24, 2023Updated 2 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Dec 15, 2020Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 2 years ago
- Python package for IBIS-AMI model development and testing☆35Feb 13, 2026Updated 2 weeks ago
- Machine Generated Analog IC Layout☆270Apr 24, 2024Updated last year
- A LTSPICE like circuit simulation software, base on Qt☆29Mar 14, 2020Updated 5 years ago
- Files for Advanced Integrated Circuits☆36Jan 17, 2026Updated last month
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆76Jul 10, 2025Updated 7 months ago
- Deep Reinforcement Learning of Analog Circuit Designs☆131Jun 12, 2023Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 7 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- Verilog hardware abstraction library☆46Updated this week
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Dec 24, 2025Updated 2 months ago
- Hardware Description Library☆87Feb 17, 2026Updated last week
- ☆49Jun 29, 2024Updated last year
- SIMPLER MAGIC: Synthesis and In-memory MaPping of Logic Execution in a single Row for Memristor Aided loGIC☆12Dec 5, 2019Updated 6 years ago
- Repository for VSD-IAT Workshop: Physical Verification using SKY130☆10Aug 15, 2021Updated 4 years ago
- ☆15Nov 20, 2025Updated 3 months ago
- Tools for interfacing with the MetaShunt power profiling tool☆13Feb 3, 2026Updated 3 weeks ago