This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.
☆28Mar 29, 2021Updated 5 years ago
Alternatives and similar repositories for vsdGraphExtractor
Users that are interested in vsdGraphExtractor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Nov 22, 2021Updated 4 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 5 years ago
- ☆42Feb 28, 2022Updated 4 years ago
- acst - Analog Circuit Synthesis Tool☆22Jan 15, 2022Updated 4 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆18Oct 16, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 10 years ago
- ☆16May 11, 2022Updated 4 years ago
- ☆403Sep 15, 2026Updated last month
- Project Name: Automated Circuit To MAGIC VLSI layout Using Open Source EDA Tools☆13Dec 24, 2020Updated 5 years ago
- A collection of design automation algorithms, methodologies, and tools for electronics/photonics, and emerging eda technologies☆19Apr 1, 2023Updated 3 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆17Dec 8, 2020Updated 5 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆17Mar 31, 2021Updated 5 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆137Jun 12, 2023Updated 3 years ago
- ☆27Apr 24, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆37Aug 21, 2024Updated 2 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- 📸 ADCs for faster image sensors☆13Oct 22, 2026Updated last week
- Analog Placement Quality Prediction☆26Mar 24, 2023Updated 3 years ago
- My personal KLayout wrappers and utility functions☆13Oct 25, 2022Updated 4 years ago
- Open Analog Design Environment☆27May 19, 2023Updated 3 years ago
- Machine Generated Analog IC Layout☆304Apr 24, 2024Updated 2 years ago
- Repository for VSD-IAT Workshop: Physical Verification using SKY130☆10Aug 15, 2021Updated 5 years ago
- SMT-based-STDCELL-Layout-Generator☆20Sep 30, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆17Dec 9, 2022Updated 3 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆96Jul 10, 2025Updated last year
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆21Dec 15, 2020Updated 5 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Sep 8, 2020Updated 6 years ago
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 6 years ago
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 10 years ago
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- EDA physical synthesis optimization kit☆69Nov 13, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆18Jul 21, 2022Updated 4 years ago
- Open stadard cell library for open 28nm process☆18Jul 5, 2023Updated 3 years ago
- Paret-Front Diverse Batch Multi-Objective Bayesian Optimization☆11Mar 31, 2024Updated 2 years ago
- ☆11Apr 2, 2024Updated 2 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- Automatically exported from code.google.com/p/eqntott☆15Sep 23, 2015Updated 11 years ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago