sethupathib / vsdGraphExtractor
This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.
☆25Updated 4 years ago
Alternatives and similar repositories for vsdGraphExtractor
Users that are interested in vsdGraphExtractor are comparing it to the libraries listed below
Sorting:
- ☆43Updated last year
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- ☆23Updated 4 years ago
- LAYout with Gridded Objects v2☆55Updated 3 months ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Artificial Netlist Generator☆39Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆47Updated 4 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆81Updated 2 weeks ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- BAG framework☆29Updated 4 months ago
- Simple and most probably incomplete parser for spectre netlists☆16Updated 8 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆47Updated 3 months ago
- ☆20Updated 3 years ago
- ☆25Updated 2 years ago
- ☆71Updated 5 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆86Updated 3 weeks ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆53Updated 2 weeks ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- Open source process design kit for 28nm open process☆55Updated last year
- Verilog-A simulation models☆71Updated 4 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆28Updated 2 weeks ago
- Automatic generation of real number models from analog circuits☆39Updated last year
- awesome-Analog-IC-Design-Automation☆34Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- ☆160Updated 2 months ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- Delay Calculation ToolKit☆31Updated 2 years ago