sethupathib / vsdGraphExtractor
This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.
☆22Updated 4 years ago
Alternatives and similar repositories for vsdGraphExtractor:
Users that are interested in vsdGraphExtractor are comparing it to the libraries listed below
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆22Updated 2 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- ☆43Updated last year
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆81Updated this week
- Optimal gate sizing of digital circuits using geometric programming☆9Updated 8 years ago
- ☆23Updated 4 years ago
- SMT-based-STDCELL-Layout-Generator☆17Updated 3 years ago
- Circuit Automatic Characterization Engine☆46Updated 2 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆54Updated last week
- LAYout with Gridded Objects v2☆55Updated 2 months ago
- ☆25Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆31Updated last year
- Read Spectre PSF files☆60Updated 2 weeks ago
- ☆138Updated 3 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆27Updated this week
- ☆20Updated 3 years ago
- Open source process design kit for 28nm open process☆53Updated last year
- KLayout technology files for Skywater SKY130☆39Updated last year
- ☆16Updated 2 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 10 months ago
- ☆14Updated 3 years ago
- Introductory course into static timing analysis (STA).☆90Updated 5 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- A tiny Python package to parse spice raw data files.☆52Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago