sethupathib / vsdGraphExtractor
This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.
☆21Updated 3 years ago
Alternatives and similar repositories for vsdGraphExtractor:
Users that are interested in vsdGraphExtractor are comparing it to the libraries listed below
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Circuit release of the MAGICAL project☆30Updated 5 years ago
- ☆37Updated 9 months ago
- repository for a bandgap voltage reference in SKY130 technology☆35Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated last year
- ☆20Updated 3 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆52Updated this week
- LAYout with Gridded Objects v2☆55Updated this week
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆53Updated 7 years ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆37Updated 2 months ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- BAG framework☆22Updated last month
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆54Updated 2 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆34Updated 7 months ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆54Updated 4 years ago
- ☆32Updated 5 years ago
- Verilog-A simulation models☆63Updated 3 weeks ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆41Updated 2 weeks ago
- ☆121Updated 6 months ago
- Automatic generation of real number models from analog circuits☆37Updated 9 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆64Updated 3 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆33Updated 7 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆24Updated 5 years ago
- Introductory course into static timing analysis (STA).☆79Updated 2 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated 3 weeks ago
- Optimal gate sizing of digital circuits using geometric programming☆10Updated 8 years ago
- EDA physical synthesis optimization kit☆50Updated last year
- Hardware Description Library☆73Updated last month
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆81Updated last year