This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.
☆27Mar 29, 2021Updated 4 years ago
Alternatives and similar repositories for vsdGraphExtractor
Users that are interested in vsdGraphExtractor are comparing it to the libraries listed below
Sorting:
- ☆20Nov 22, 2021Updated 4 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- A collection of design automation algorithms, methodologies, and tools for electronics/photonics, and emerging eda technologies☆20Apr 1, 2023Updated 2 years ago
- ☆41Feb 28, 2022Updated 4 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆15Oct 16, 2021Updated 4 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- ☆342Jan 13, 2026Updated 2 months ago
- ☆13May 11, 2022Updated 3 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆16Mar 31, 2021Updated 4 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆33Aug 21, 2024Updated last year
- SRAM☆22Sep 6, 2020Updated 5 years ago
- MCP server for the X (Twitter) API -- give AI agents the ability to post, search, read, and engage on X☆35Feb 24, 2026Updated 3 weeks ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆47Mar 3, 2026Updated 2 weeks ago
- Analog Placement Quality Prediction☆25Mar 24, 2023Updated 2 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Dec 15, 2020Updated 5 years ago
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆14Jul 21, 2022Updated 3 years ago
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- ☆15May 23, 2024Updated last year
- awesome-Analog-IC-Design-Automation☆48Apr 19, 2023Updated 2 years ago
- Automatically exported from code.google.com/p/eqntott☆15Sep 23, 2015Updated 10 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆133Jun 12, 2023Updated 2 years ago
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 5 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆30Jul 30, 2022Updated 3 years ago
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- ☆52Jun 29, 2024Updated last year
- Machine Generated Analog IC Layout☆274Apr 24, 2024Updated last year
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- SIMPLER MAGIC: Synthesis and In-memory MaPping of Logic Execution in a single Row for Memristor Aided loGIC☆13Dec 5, 2019Updated 6 years ago
- A LTSPICE like circuit simulation software, base on Qt☆30Mar 14, 2020Updated 6 years ago
- Data Structures and Algorithms. Contribute and Learn together.☆11Oct 11, 2022Updated 3 years ago
- ☆13Apr 22, 2021Updated 4 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- EMIT: Enhancing MLLMs for Industrial Anomaly Detection via Difficulty-Aware GRPO☆21Jan 24, 2026Updated last month
- Official implementation for the paper "Quantum Bayesian Optimization" accepted to NeurIPS 2023.☆12Jan 7, 2024Updated 2 years ago