Alternatives and similar repositories for vsdGraphExtractor

Users that are interested in vsdGraphExtractor are comparing it to the libraries listed below

• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆61Updated this week
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆65Updated 4 months ago
• ABKGroup / PROBE3.0
  ☆49Updated last year
• NVlabs / INSTA
  ☆89Updated 4 months ago
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆40Updated 5 years ago
• USCPOSH / AMPSE
  This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…
  ☆25Updated 2 years ago
• Ravenslofty / librecell
  ☆26Updated 4 years ago
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆106Updated 6 months ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆41Updated 2 years ago
• magical-eda / MAGICAL
  Machine Generated Analog IC Layout
  ☆259Updated last year
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆39Updated 6 years ago
• ALIGN-analoglayout / ALIGN-public
  ☆322Updated 4 months ago
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆40Updated 3 months ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆50Updated 9 months ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆62Updated 2 years ago
• parallaxsw / OpenSTA
  ☆93Updated this week
• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆42Updated 2 years ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆126Updated 2 years ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆57Updated 3 years ago
• parkerluxu / awesome-Analog-IC-Design-Automation
  awesome-Analog-IC-Design-Automation
  ☆41Updated 2 years ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆125Updated last week
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆126Updated 2 years ago
• ucb-art / BAG_framework
  ☆153Updated 2 years ago
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆69Updated 3 months ago
• sandarm-1 / Gm_over_Id_methodology
  Gm over Id methodology
  ☆32Updated 3 years ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆99Updated 3 years ago
• CODA-Team / AnalogGym
  ☆62Updated 3 weeks ago
• sgherbst / sky130-hello-world
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆23Updated 4 years ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆186Updated 6 months ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆54Updated 2 years ago