Alternatives and similar repositories for vsdGraphExtractor

Users that are interested in vsdGraphExtractor are comparing it to the libraries listed below

• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆36Updated 5 years ago
• ABKGroup / PROBE3.0
  ☆45Updated last year
• ncsu-eda / FreePDK3
  ☆164Updated 3 years ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆39Updated 6 years ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆56Updated 3 years ago
• parallaxsw / OpenSTA
  ☆82Updated this week
• USCPOSH / AMPSE
  This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…
  ☆25Updated 2 years ago
• ALIGN-analoglayout / ALIGN-public
  ☆311Updated last month
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆56Updated 2 weeks ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆39Updated 2 years ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆123Updated 2 years ago
• magical-eda / MAGICAL
  Machine Generated Analog IC Layout
  ☆248Updated last year
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆55Updated 7 months ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆175Updated 3 months ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆97Updated 3 years ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆60Updated last year
• lnis-uofu / LSOracle
  IDEA project source files
  ☆108Updated 2 weeks ago
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆62Updated 2 months ago
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆96Updated 4 months ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆121Updated last week
• Ravenslofty / librecell
  ☆25Updated 4 years ago
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆90Updated 4 years ago
• ucb-art / BAG_framework
  ☆148Updated 2 years ago
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆35Updated last month
• brabect1 / sta_basics_course
  Introductory course into static timing analysis (STA).
  ☆97Updated last month
• NVlabs / INSTA
  ☆85Updated 2 months ago
• NTU-LaDS-II / FAN_ATPG
  FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool
  ☆93Updated last month
• The-OpenROAD-Project / asap7
  ☆181Updated 5 months ago
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆47Updated 2 years ago
• IntelLabs / FloorSet
  ☆74Updated 2 months ago