vsdip / avsddac_3v3_sky130_v1
☆12Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for avsddac_3v3_sky130_v1
- ☆39Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated 11 months ago
- ☆16Updated 2 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆18Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆58Updated 3 weeks ago
- ☆19Updated last year
- Analog and power building blocks for sky130 pdk☆20Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆38Updated 3 months ago
- A 10bit SAR ADC in Sky130☆20Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆35Updated 2 weeks ago
- Parasitic capacitance analysis of foundry metal stackups☆10Updated 2 months ago
- KLayout technology files for Skywater SKY130☆38Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆28Updated 2 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆11Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆63Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆13Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 3 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆13Updated 5 years ago
- Circuit Automatic Characterization Engine☆45Updated last week
- ☆20Updated 2 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆20Updated 5 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆26Updated last month
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆56Updated this week
- Skywaters 130nm Klayout PDK☆19Updated last month
- Skywater 130nm Klayout Device Generators PDK☆29Updated 4 months ago