vsdip / avsddac_3v3_sky130_v1
☆12Updated 2 years ago
Alternatives and similar repositories for avsddac_3v3_sky130_v1:
Users that are interested in avsddac_3v3_sky130_v1 are comparing it to the libraries listed below
- ☆16Updated 2 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆15Updated 5 years ago
- ☆40Updated 3 years ago
- ☆11Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆35Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Analog and power building blocks for sky130 pdk☆20Updated 3 years ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆39Updated 7 months ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆30Updated 3 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- Skywaters 130nm Klayout PDK☆23Updated last month
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆19Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆37Updated 3 years ago
- ☆20Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆60Updated this week
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated 8 months ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆21Updated 6 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆15Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Parasitic capacitance analysis of foundry metal stackups☆10Updated this week
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆15Updated 9 months ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- Skywater 130nm Klayout Device Generators PDK☆29Updated 7 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆37Updated 3 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Updated 3 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆23Updated 4 years ago