vsdip / avsddac_3v3_sky130_v1Links
☆12Updated 3 years ago
Alternatives and similar repositories for avsddac_3v3_sky130_v1
Users that are interested in avsddac_3v3_sky130_v1 are comparing it to the libraries listed below
Sorting:
- ☆43Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆47Updated 6 months ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆17Updated 5 months ago
- ☆17Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆20Updated 3 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆65Updated last month
- Parasitic capacitance analysis of foundry metal stackups☆15Updated 5 months ago
- ☆24Updated last month
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆40Updated 2 years ago
- Characterizer☆30Updated last month
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- Custom IC Design Platform☆31Updated last week
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Updated 3 years ago
- KLayout technology files for Skywater SKY130☆42Updated 2 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆73Updated 6 months ago
- ☆11Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆26Updated 3 months ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- ☆84Updated 2 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆59Updated last month
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 8 months ago