vsdip / avsddac_3v3_sky130_v1View external linksLinks
☆13May 11, 2022Updated 3 years ago
Alternatives and similar repositories for avsddac_3v3_sky130_v1
Users that are interested in avsddac_3v3_sky130_v1 are comparing it to the libraries listed below
Sorting:
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Dec 15, 2020Updated 5 years ago
- ☆17Sep 19, 2022Updated 3 years ago
- ☆20Nov 22, 2021Updated 4 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆15Oct 16, 2021Updated 4 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- ☆12Apr 22, 2021Updated 4 years ago
- ☆41Feb 28, 2022Updated 3 years ago
- SRAM☆22Sep 6, 2020Updated 5 years ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 2 years ago
- opensource EDA tool flor VLSI design☆36Sep 17, 2023Updated 2 years ago
- A 10bit SAR ADC in Sky130☆30Dec 4, 2022Updated 3 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- Digital Standard Cells based SAR ADC☆14Aug 5, 2021Updated 4 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Dec 8, 2020Updated 5 years ago
- Test Chip General Purpose OpAmp using Skywater SKY130 PDK☆20Mar 1, 2021Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 4 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆24May 2, 2025Updated 9 months ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- ☆26Sep 3, 2025Updated 5 months ago
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆28Jun 12, 2018Updated 7 years ago
- SRAM Design using OpenSource Applications☆24Jul 16, 2021Updated 4 years ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆26Jun 29, 2024Updated last year
- This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.☆27Mar 29, 2021Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated last month
- A current mode buck converter on the SKY130 PDK☆34Jun 17, 2021Updated 4 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- ☆38Jul 11, 2022Updated 3 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆39Mar 2, 2022Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- ☆162Dec 4, 2022Updated 3 years ago
- ☆86Nov 7, 2022Updated 3 years ago
- mojito☆12May 1, 2018Updated 7 years ago
- Static-sized long-precision arithmetic library for use inside GPU parallelization with CUDA☆11Apr 5, 2025Updated 10 months ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- RK0 | The Real-Time Kernel '0'☆12Updated this week
- ☆10Aug 15, 2019Updated 6 years ago