☆18May 5, 2022Updated 3 years ago
Alternatives and similar repositories for Sky130-RTL-Design-And-Synthesis-Using-Verilog
Users that are interested in Sky130-RTL-Design-And-Synthesis-Using-Verilog are comparing it to the libraries listed below
Sorting:
- ☆26Updated this week
- Data Center Traffic Generator Library☆24Nov 16, 2020Updated 5 years ago
- Gm over Id methodology☆37Jun 8, 2022Updated 3 years ago
- The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock…☆11May 8, 2025Updated 10 months ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆42Jun 6, 2021Updated 4 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆47Mar 1, 2026Updated last week
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated last year
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- Driver for EL320.240.36 using an RP2040 or STM32☆11Jan 20, 2024Updated 2 years ago
- ☆15Sep 24, 2023Updated 2 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12May 29, 2021Updated 4 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 3 years ago
- Synchronous FIFO Testbench☆11Apr 17, 2022Updated 3 years ago
- ☆14Oct 11, 2024Updated last year
- 作業系統實作☆13Apr 26, 2018Updated 7 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Ten Thousand Failures Blog☆12Jul 22, 2014Updated 11 years ago
- AI Accelerators-SC23-tutorial Repository☆11Nov 12, 2023Updated 2 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- UART serial interface on DE0-Nano☆10May 24, 2015Updated 10 years ago
- ☆10Sep 7, 2023Updated 2 years ago
- ☆14Sep 16, 2022Updated 3 years ago
- read source code of boltdb & re-implement it in c++☆12Jun 2, 2018Updated 7 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- MuSim - The Microservices simulator☆13Feb 2, 2016Updated 10 years ago
- Equivalence checking with Yosys☆58Updated this week
- ☆41Feb 28, 2022Updated 4 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Feb 27, 2026Updated last week
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- 一个用tikz绘制多维评价雷达图的自定义环境，以便于在LaTeX绘制多维评价雷达图。☆12Jan 5, 2019Updated 7 years ago
- ☆14May 15, 2023Updated 2 years ago
- Fullsearch based Motion Estimation Processor written in Verilog-HDL☆11Feb 19, 2017Updated 9 years ago
- C library containing high resolution timer implementation for several platforms.☆10Oct 20, 2020Updated 5 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jan 7, 2026Updated 2 months ago