Alternatives and similar repositories for Sky130-RTL-Design-And-Synthesis-Using-Verilog

Users that are interested in Sky130-RTL-Design-And-Synthesis-Using-Verilog are comparing it to the libraries listed below

• slaclab / axi-pcie-core

  View on GitHub
  ☆26Updated this week
• Mellanox / DCTrafficGen

  View on GitHub
  Data Center Traffic Generator Library
  ☆23Nov 16, 2020Updated 5 years ago
• sandarm-1 / Gm_over_Id_methodology

  View on GitHub
  Gm over Id methodology
  ☆36Jun 8, 2022Updated 3 years ago
• jswtyc / SystemVerilog_UART

  View on GitHub
  The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock…
  ☆11May 8, 2025Updated 9 months ago
• embedded-explorer / Open-Source-RTL-Design

  View on GitHub
  This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop
  ☆41Jun 6, 2021Updated 4 years ago
• IronySuzumiya / NiuDianNao

  View on GitHub
  A simple cycle-accurate DaDianNao simulator
  ☆13Mar 27, 2019Updated 6 years ago
• ZSusskind / vcd2csv

  View on GitHub
  Extracts specified data from a VCD file into CSV form
  ☆10Jan 10, 2020Updated 6 years ago
• mediaic / MSoC-HLS

  View on GitHub
  Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]
  ☆12Jun 15, 2021Updated 4 years ago
• AsFigo / apb_uvc_verilator

  View on GitHub
  APB UVC ported to Verilator
  ☆11Nov 19, 2023Updated 2 years ago
• sarchar / uart_de0_nano

  View on GitHub
  UART serial interface on DE0-Nano
  ☆10May 24, 2015Updated 10 years ago
• fvutils / py-hpi

  View on GitHub
  Python/Simulator integration using procedure calls
  ☆10Mar 12, 2020Updated 5 years ago
• OpenROAD-Assistant / OpenROAD-Agent

  View on GitHub
  OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.
  ☆21Jul 24, 2025Updated 6 months ago
• argonne-lcf / AIaccelerators-SC23-tutorial

  View on GitHub
  AI Accelerators-SC23-tutorial Repository
  ☆11Nov 12, 2023Updated 2 years ago
• JoseIuri / Simple_UVM

  View on GitHub
  Implements a simple UVM based testbench for a simple memory DUT.
  ☆13Oct 26, 2019Updated 6 years ago
• elleFlorio / mu-sim

  View on GitHub
  MuSim - The Microservices simulator
  ☆13Feb 2, 2016Updated 10 years ago
• tenthousandfailures / blog

  View on GitHub
  Ten Thousand Failures Blog
  ☆12Jul 22, 2014Updated 11 years ago
• diminDDL / EL_driver

  View on GitHub
  Driver for EL320.240.36 using an RP2040 or STM32
  ☆10Jan 20, 2024Updated 2 years ago
• Nov11 / boltdb_in_cpp

  View on GitHub
  read source code of boltdb & re-implement it in c++
  ☆12Jun 2, 2018Updated 7 years ago
• terrynini / MyLittle-OS

  View on GitHub
  作業系統實作
  ☆13Apr 26, 2018Updated 7 years ago
• bol-edu / soclab-nthusp23

  View on GitHub
  ☆15Sep 24, 2023Updated 2 years ago
• aisichenko / gdsfactory-workshop-ucsb

  View on GitHub
  ☆10Sep 7, 2023Updated 2 years ago
• ishfaqahmed29 / FIFO_UVM_Verification

  View on GitHub
  Synchronous FIFO Testbench
  ☆11Apr 17, 2022Updated 3 years ago
• halfmanli / ChipletDesignFlow

  View on GitHub
  ☆14Oct 11, 2024Updated last year
• ehao222 / ASIC-design-example-RISC-CPU

  View on GitHub
  Base on Synopsys platform using VCS,DC,ICC,PT.
  ☆12May 29, 2021Updated 4 years ago
• Devipriya1921 / VSDBabySoC_ICC2

  View on GitHub
  ☆14Sep 16, 2022Updated 3 years ago
• YosysHQ / eqy

  View on GitHub
  Equivalence checking with Yosys
  ☆58Feb 4, 2026Updated last week
• vsdip / vsdsram_sky130

  View on GitHub
  ☆41Feb 28, 2022Updated 3 years ago
• mshr-h / motion_estimation_processor_fullsearch

  View on GitHub
  Fullsearch based Motion Estimation Processor written in Verilog-HDL
  ☆11Feb 19, 2017Updated 8 years ago
• Ryuretic / RyureticLabs

  View on GitHub
  ☆13Dec 21, 2016Updated 9 years ago
• hankshyu / TaskScheduler

  View on GitHub
  a hardware task scheduler design
  ☆10Sep 14, 2022Updated 3 years ago
• DohyeongKi / better-homomorphic-sine-evaluation

  View on GitHub
  ☆12May 24, 2022Updated 3 years ago
• OpenNuvoton / NuMaker_UNO

  View on GitHub
  NuMaker UNO board package for Arduino IDE
  ☆13Nov 26, 2025Updated 2 months ago
• nishit0072e / RTL-to-GDSII

  View on GitHub
  Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…
  ☆21Jul 21, 2025Updated 6 months ago
• vinayrayapati / iiitb_rv32i

  View on GitHub
  ☆14Sep 27, 2022Updated 3 years ago
• pulp-platform / hci

  View on GitHub
  Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores
  ☆14Updated this week
• opensmartnic / panic_with_cocotb

  View on GitHub
  ☆14May 15, 2023Updated 2 years ago
• EKMallon / The_Cave_Pearl_Project_LEGACY_codebuilds

  View on GitHub
  Base code for the Arduino compatible "Modules & Jumper Wires" data logger described on the project blog. While the overall data bufferin…
  ☆12Jan 19, 2021Updated 5 years ago
• llnl / llnl-hires-timers

  View on GitHub
  C library containing high resolution timer implementation for several platforms.
  ☆10Oct 20, 2020Updated 5 years ago
• NikhilMukraj / spiking-neural-networks-hardware

  View on GitHub
  An FPGA design for simulating biological neurons
  ☆17Jul 5, 2024Updated last year