☆22May 5, 2022Updated 4 years ago
Alternatives and similar repositories for Sky130-RTL-Design-And-Synthesis-Using-Verilog
Users that are interested in Sky130-RTL-Design-And-Synthesis-Using-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆28Sep 28, 2026Updated 2 weeks ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- ☆10Sep 7, 2023Updated 3 years ago
- Ten Thousand Failures Blog☆12Jul 22, 2014Updated 12 years ago
- Extracts specified data from a VCD file into CSV form☆10Jan 10, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Announcements related to Verilator☆45Nov 2, 2025Updated 11 months ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆17Dec 12, 2020Updated 5 years ago
- Getting started running RISC-V Linux☆18Apr 15, 2021Updated 5 years ago
- The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock…☆12May 8, 2025Updated last year
- ☆42Feb 28, 2022Updated 4 years ago
- ☆17Jun 12, 2024Updated 2 years ago
- Gm over Id methodology☆44Jun 8, 2022Updated 4 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆11Mar 19, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆12May 24, 2022Updated 4 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- Testfield: T593☆15Apr 27, 2026Updated 5 months ago
- ☆17Nov 21, 2016Updated 9 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Data Center Traffic Generator Library☆26Nov 16, 2020Updated 5 years ago
- The repo contains code example and demo for using the make build system☆19Jul 22, 2023Updated 3 years ago
- Synchronous FIFO Testbench☆12Apr 17, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 3 years ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- A Python to VHDL compiler☆18Apr 28, 2025Updated last year
- Engineering Program on RTL Design for FPGA Accelerator☆36Aug 1, 2020Updated 6 years ago
- ☆15Sep 27, 2022Updated 4 years ago
- This repository contains openlane configuration and source files for tutorials that I created☆16Mar 5, 2024Updated 2 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Equivalence checking with Yosys☆65Updated this week
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆44Jun 6, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆16Aug 29, 2022Updated 4 years ago
- Decentralized network framework. In development☆16Apr 28, 2026Updated 5 months ago
- Parse FSDB waveform files☆24Apr 13, 2026Updated 6 months ago
- 32-bit soft RISCV processor for FPGA applications☆20Nov 25, 2023Updated 2 years ago
- ☆15Jun 24, 2022Updated 4 years ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆28Jun 12, 2025Updated last year
- 9-bit SAR in skywater 130 nm☆20Jan 15, 2025Updated last year