☆18May 5, 2022Updated 3 years ago
Alternatives and similar repositories for Sky130-RTL-Design-And-Synthesis-Using-Verilog
Users that are interested in Sky130-RTL-Design-And-Synthesis-Using-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆27Mar 20, 2026Updated last week
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Gm over Id methodology☆38Jun 8, 2022Updated 3 years ago
- ☆10Sep 7, 2023Updated 2 years ago
- Ten Thousand Failures Blog☆12Jul 22, 2014Updated 11 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- ☆13Jun 12, 2024Updated last year
- Getting started running RISC-V Linux☆18Apr 15, 2021Updated 4 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- ☆12May 24, 2022Updated 3 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆21Jul 21, 2025Updated 8 months ago
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- ☆41Feb 28, 2022Updated 4 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 2 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Equivalence checking with Yosys☆58Mar 19, 2026Updated last week
- Data Center Traffic Generator Library☆24Nov 16, 2020Updated 5 years ago
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated 11 months ago
- ☆14Sep 27, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Driver for EL320.240.36 using an RP2040 or STM32☆12Jan 20, 2024Updated 2 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆15Aug 29, 2022Updated 3 years ago
- ☆15Sep 16, 2022Updated 3 years ago
- ☆20Jun 12, 2024Updated last year
- ☆14Jun 24, 2022Updated 3 years ago
- Decentralized network framework. In development☆15Updated this week
- ☆23Sep 18, 2025Updated 6 months ago
- The repo contains code example and demo for using the make build system☆18Jul 22, 2023Updated 2 years ago
- Python implementation of the Fully Homomorphic Encryption Scheme TFHE☆17Jun 19, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- 32-bit soft RISCV processor for FPGA applications☆19Nov 25, 2023Updated 2 years ago
- ☆26Mar 17, 2025Updated last year
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆18Apr 20, 2019Updated 6 years ago
- Universal firmware for CNC machines☆18Feb 28, 2016Updated 10 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Nov 23, 2023Updated 2 years ago
- 9-bit SAR in skywater 130 nm☆17Jan 15, 2025Updated last year
- Synchronous FIFO Testbench☆11Apr 17, 2022Updated 3 years ago