☆21May 5, 2022Updated 4 years ago
Alternatives and similar repositories for Sky130-RTL-Design-And-Synthesis-Using-Verilog
Users that are interested in Sky130-RTL-Design-And-Synthesis-Using-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆28Aug 3, 2026Updated 2 weeks ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- Announcements related to Verilator☆44Nov 2, 2025Updated 9 months ago
- Ten Thousand Failures Blog☆12Jul 22, 2014Updated 12 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆17Dec 12, 2020Updated 5 years ago
- ☆14Jun 12, 2024Updated 2 years ago
- Getting started running RISC-V Linux☆18Apr 15, 2021Updated 5 years ago
- The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock…☆11May 8, 2025Updated last year
- ☆41Feb 28, 2022Updated 4 years ago
- Gm over Id methodology☆44Jun 8, 2022Updated 4 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆11Mar 19, 2024Updated 2 years ago
- ☆12May 24, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- Testfield: T593☆15Apr 27, 2026Updated 3 months ago
- ☆17Nov 21, 2016Updated 9 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Data Center Traffic Generator Library☆26Nov 16, 2020Updated 5 years ago
- The repo contains code example and demo for using the make build system☆19Jul 22, 2023Updated 3 years ago
- Equivalence checking with Yosys☆60Aug 5, 2026Updated last week
- Synchronous FIFO Testbench☆12Apr 17, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 2 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- ☆15Sep 27, 2022Updated 3 years ago
- This repository contains openlane configuration and source files for tutorials that I created☆16Mar 5, 2024Updated 2 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Parse FSDB waveform files☆23Apr 13, 2026Updated 4 months ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆16Aug 29, 2022Updated 3 years ago
- ☆15Jun 24, 2022Updated 4 years ago
- Decentralized network framework. In development☆16Apr 28, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Universal firmware for CNC machines☆18Feb 28, 2016Updated 10 years ago
- 32-bit soft RISCV processor for FPGA applications☆19Nov 25, 2023Updated 2 years ago
- 9-bit SAR in skywater 130 nm☆18Jan 15, 2025Updated last year
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆26Jun 12, 2025Updated last year
- ☆12Jun 22, 2023Updated 3 years ago
- Python implementation of the Fully Homomorphic Encryption Scheme TFHE☆19Jun 19, 2023Updated 3 years ago
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago