mattvenn / magic-inverter
an inverter drawn in magic with makefile to simulate
☆26Updated 2 years ago
Alternatives and similar repositories for magic-inverter:
Users that are interested in magic-inverter are comparing it to the libraries listed below
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- A padring generator for ASICs☆25Updated last year
- ☆36Updated 2 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- ☆33Updated 3 months ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated this week
- Parasitic capacitance analysis of foundry metal stackups☆10Updated this week
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 3 years ago
- Small footprint and configurable JESD204B core☆41Updated last month
- ☆22Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 10 months ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆86Updated 5 months ago
- Wishbone interconnect utilities☆38Updated 3 weeks ago
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- End-to-End Open-Source I2C GPIO Expander☆31Updated 2 weeks ago
- ☆39Updated 2 years ago
- USB virtual model in C++ for Verilog☆29Updated 4 months ago
- ☆66Updated 6 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated last week
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆56Updated this week
- Small SERV-based SoC primarily for OpenMPW tapeout☆38Updated 2 months ago
- SAR ADC on tiny tapeout☆39Updated last month
- FPGA250 aboard the eFabless Caravel☆29Updated 4 years ago