mattvenn / magic-inverterView external linksLinks
an inverter drawn in magic with makefile to simulate
☆27Jun 30, 2022Updated 3 years ago
Alternatives and similar repositories for magic-inverter
Users that are interested in magic-inverter are comparing it to the libraries listed below
Sorting:
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated 2 weeks ago
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 3 years ago
- Waveform Generator☆11Jul 18, 2022Updated 3 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆73Oct 4, 2021Updated 4 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆120Jul 31, 2021Updated 4 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 2 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- USB-PD Power/Data Splitter☆14Jan 21, 2023Updated 3 years ago
- SpinalHDL code to drive a 64*64 pixel HUB75E module with an ICE40☆33May 9, 2020Updated 5 years ago
- FPGA250 aboard the eFabless Caravel☆32Dec 22, 2020Updated 5 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Nov 5, 2021Updated 4 years ago
- A universal set of specific error kinds for use in embedded systems☆17Sep 28, 2020Updated 5 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- Provides macros and type definitions for using shared-bus in an RTIC application☆17Jul 3, 2024Updated last year
- Doom classic port to lightweight RISC‑V☆107Jul 25, 2022Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated last year
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Mar 18, 2021Updated 4 years ago
- PanoLogic Zero Client G1 reverse engineering info☆75Apr 2, 2024Updated last year
- A modern schematic entry and simulation program☆84Feb 5, 2026Updated last week
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆21Aug 19, 2022Updated 3 years ago
- ☆41Feb 28, 2022Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆33Updated this week
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- ☆20Dec 23, 2020Updated 5 years ago
- Small PCB color samples to be used when designing printed circuit boards☆21Feb 22, 2020Updated 5 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆60Feb 5, 2026Updated last week
- A 5 stage-pipeline RV32I implementation in VHDL☆22Mar 13, 2020Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated last week
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆92Jul 3, 2019Updated 6 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Jan 21, 2026Updated 3 weeks ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated 11 months ago