mattvenn / magic-inverter
an inverter drawn in magic with makefile to simulate
☆26Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for magic-inverter
- A padring generator for ASICs☆22Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- ☆36Updated 2 years ago
- PicoRV☆43Updated 4 years ago
- An automatic clock gating utility☆43Updated 4 months ago
- ☆39Updated last year
- Prefix tree adder space exploration library☆55Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆46Updated 2 weeks ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆46Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆26Updated last month
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆36Updated 10 months ago
- Parasitic capacitance analysis of foundry metal stackups☆10Updated 2 months ago
- System on Chip toolkit for Amaranth HDL☆83Updated last month
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆70Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆31Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated last month
- USB virtual model in C++ for Verilog☆28Updated last month
- Small SERV-based SoC primarily for OpenMPW tapeout☆35Updated last year
- Wishbone interconnect utilities☆37Updated 5 months ago
- ☆22Updated last year
- Benchmarks for Yosys development☆22Updated 4 years ago
- ☆31Updated last week
- A pipelined RISC-V processor☆47Updated 11 months ago