suoglu / PmodLinks
Collection of simple interfaces for Digilent Pmods
☆12Updated last year
Alternatives and similar repositories for Pmod
Users that are interested in Pmod are comparing it to the libraries listed below
Sorting:
- Code Repository for The FPGA Programming Handbook Second Edition, Published by Packt☆92Updated 3 months ago
- ☆95Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆69Updated 3 years ago
- ☆15Updated 2 weeks ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- A series of CORDIC related projects☆110Updated 8 months ago
- ☆30Updated 4 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆59Updated 8 months ago
- Many peripherals in Verilog ready to use☆38Updated 6 months ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆137Updated 3 years ago
- A compact, configurable RISC-V core☆11Updated 3 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆71Updated 3 weeks ago
- Drawio => VHDL and Verilog☆56Updated last year
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆38Updated 5 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆64Updated 3 years ago
- Audio controller (I2S, SPDIF, DAC)☆85Updated 5 years ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆55Updated this week
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated last month
- FPGA Logic Analyzer and GUI☆134Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆43Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- ☆41Updated 3 years ago
- VHDL Library for implementing common DSP functionality.☆29Updated 6 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆78Updated last year
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 7 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Simple UART controller for FPGA written in VHDL☆99Updated 3 years ago
- I2C Master Verilog module☆34Updated last month