The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.
☆45Oct 25, 2021Updated 4 years ago
Alternatives and similar repositories for NVPTX-SPIRV-Translator
Users that are interested in NVPTX-SPIRV-Translator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Utilities for accessing AMD's Machine-Readable GPU ISA Specifications.☆48Apr 9, 2026Updated 3 weeks ago
- ☆27Oct 25, 2021Updated 4 years ago
- outline and links for PLDI 2022 tutorial☆17Jun 13, 2022Updated 3 years ago
- Zig regex experiment☆13Nov 6, 2025Updated 5 months ago
- Sample programs for the LLVM PTX back-end☆41Aug 27, 2015Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆145Jan 3, 2025Updated last year
- ☆1,996Updated this week
- Enabling on-the-fly manipulations with LLVM IR code of CUDA sources☆123Apr 18, 2025Updated last year
- Userspace eBPF Runtime Benchmarking Test Suite and Results☆16Updated this week
- ☆24Jun 12, 2023Updated 2 years ago
- Multiple 1-stencil implementations using nvidia cuda.☆12Dec 2, 2017Updated 8 years ago
- Unit benchmarks of CUDA event APIs.☆17Apr 23, 2024Updated 2 years ago
- An MLIR-based AI compiler designed for Python frontend to RISC-V DSA☆14Oct 10, 2024Updated last year
- Tutorials for NVIDIA CUPTI samples☆64Nov 3, 2025Updated 6 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Computational Memory Neural Network Compiler☆11Aug 11, 2021Updated 4 years ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆17Nov 6, 2025Updated 5 months ago
- Using C++ magic to capture CUDA kernels and tune them with Kernel Tuner☆21Sep 12, 2025Updated 7 months ago
- ☆11Apr 3, 2023Updated 3 years ago
- PTX-EMU is a simple emulator for CUDA program.☆38Apr 25, 2025Updated last year
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 4 months ago
- Super fast FP32 matrix multiplication on RDNA3☆89Mar 30, 2025Updated last year
- STREAMer: Benchmarking remote volatile and non-volatile memory bandwidth☆18Aug 21, 2023Updated 2 years ago
- Source for Demystifying GPU Microarchitecture through Microbenchmarking☆18May 29, 2023Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆67Oct 10, 2024Updated last year
- Massively parallel DBSCAN algorithm implemented in CUDA along with a KD-Tree for searching neighbors.☆13Sep 21, 2020Updated 5 years ago
- CUDA templates for tile-sparse matrix multiplication based on CUTLASS.☆50Mar 1, 2018Updated 8 years ago
- A parser for PTX 6.5☆13Jun 19, 2023Updated 2 years ago
- eBPF tool to collect BOLT profile☆14Apr 9, 2026Updated 3 weeks ago
- ☆19Jan 2, 2026Updated 4 months ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- HPC Game Platform☆11Apr 20, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An HPL-AI implementation for Fugaku☆23Jun 29, 2021Updated 4 years ago
- The repository targets the OpenCL gemm function performance optimization. It compares several libraries clBLAS, clBLAST, MIOpenGemm, Inte…☆17Mar 28, 2019Updated 7 years ago
- An extension library of WMMA API (Tensor Core API)☆112Jul 12, 2024Updated last year
- Generate SQL from TableGen code - This is part of the tutorial "How to write a TableGen backend" in 2021 LLVM Developers' Meeting.☆34Feb 18, 2023Updated 3 years ago
- A simple profiler to count Nvidia PTX assembly instructions of OpenCL/SYCL/CUDA kernels for roofline model analysis.☆57Mar 20, 2025Updated last year
- XuanTie vendor extension Instruction Set spec☆45May 30, 2025Updated 11 months ago
- 方便扩展的Cuda算子理解和优化框架，仅用在学习使用☆18Jun 13, 2024Updated last year