ZipCPU / wbspiLinks
A collection of SPI related cores
☆19Updated last year
Alternatives and similar repositories for wbspi
Users that are interested in wbspi are comparing it to the libraries listed below
Sorting:
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated 8 months ago
- Wishbone interconnect utilities☆43Updated 9 months ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 13 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- simple hyperram controller☆12Updated 6 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆38Updated 10 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago
- CMod-S6 SoC☆43Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated 2 months ago
- RISC-V processor☆32Updated 3 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Demo SoC for SiliconCompiler.☆62Updated 3 weeks ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆31Updated 4 years ago
- A SoC for DOOM☆19Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- Virtual development board for HDL design☆42Updated 2 years ago
- SGMII☆13Updated 11 years ago