ZipCPU / wbspiLinks
A collection of SPI related cores
☆21Updated last year
Alternatives and similar repositories for wbspi
Users that are interested in wbspi are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆44Updated last month
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33Updated 5 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆17Updated last year
- simple hyperram controller☆12Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated 2 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Updated last year
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Updated 5 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 5 years ago
- ☆33Updated 3 years ago
- Featherweight RISC-V implementation☆53Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 3 weeks ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Updated 4 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Updated 7 years ago
- A SoC for DOOM☆20Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- RISC-V processor☆32Updated 3 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 13 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 7 years ago
- Another tiny RISC-V implementation☆64Updated 4 years ago
- Demo SoC for SiliconCompiler.☆62Updated last week
- FPGA250 aboard the eFabless Caravel☆32Updated 5 years ago