A collection of SPI related cores
☆23Nov 12, 2024Updated last year
Alternatives and similar repositories for wbspi
Users that are interested in wbspi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wishbone controlled I2C controllers☆63Aug 10, 2026Updated 2 months ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- A wishbone controlled PWM (audio) controller☆19Jan 16, 2024Updated 2 years ago
- ☆17Jan 12, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- ☆11Dec 9, 2023Updated 2 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆24Nov 15, 2018Updated 7 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 7 years ago
- ☆18Nov 4, 2024Updated last year
- Embedded UVM (D Language port of IEEE UVM 1.0)☆35Nov 6, 2025Updated 11 months ago
- WISHBONE Builder☆15Sep 10, 2016Updated 10 years ago
- port of Stephen A. Edwards apple2fpga to ULX3S☆19Mar 27, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆23Jul 17, 2014Updated 12 years ago
- git clone of http://code.google.com/p/axi-bfm/☆18May 21, 2013Updated 13 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆45Jan 18, 2024Updated 2 years ago
- ☆27May 3, 2020Updated 6 years ago
- This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board…☆16Aug 24, 2023Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆89Dec 7, 2020Updated 5 years ago
- Macintosh 128 on the Ulx3s ECP5 FPGA☆12Aug 8, 2022Updated 4 years ago
- verilator testbench w/ Javascript using N-API☆18Feb 19, 2026Updated 8 months ago
- A simple, basic, formally verified UART controller☆356Jan 29, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆107Oct 31, 2022Updated 3 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 3 years ago
- USB 1.1 Host and Function IP core☆27Jul 17, 2014Updated 12 years ago
- A mirror of the upstream binutils-gdb repository for ARC specific work☆16Oct 21, 2026Updated last week
- Verilog ADPCM decoder compatible with OKI MSM5205☆12Jan 6, 2025Updated last year
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- ☆39Oct 22, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A System on a Chip Implementation for the XuLA2-LX25 board☆17Dec 13, 2018Updated 7 years ago
- Quite OK image compression Verilog implementation☆26Oct 8, 2026Updated 3 weeks ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆69Dec 4, 2019Updated 6 years ago
- PWM☆10Jul 17, 2014Updated 12 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- Mega/Xmega soft core RTL design.☆11Feb 21, 2020Updated 6 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆26Mar 3, 2022Updated 4 years ago