ZipCPU / wbspi
A collection of SPI related cores
☆15Updated 3 months ago
Alternatives and similar repositories for wbspi:
Users that are interested in wbspi are comparing it to the libraries listed below
- A padring generator for ASICs☆25Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Wishbone interconnect utilities☆38Updated 3 weeks ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- Universal Advanced JTAG Debug Interface☆17Updated 9 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated last week
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last week
- ☆33Updated 2 years ago
- ☆15Updated 3 months ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- USB virtual model in C++ for Verilog☆29Updated 4 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆34Updated 6 years ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆30Updated this week
- Wishbone controlled I2C controllers☆46Updated 3 months ago
- SGMII☆11Updated 10 years ago
- simple hyperram controller☆11Updated 6 years ago
- CMod-S6 SoC☆38Updated 7 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- RISC-V processor☆28Updated 2 years ago
- SystemVerilog Logger☆17Updated 2 years ago
- Extensible FPGA control platform☆57Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- SystemC to Verilog Synthesizable Subset Translator☆9Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- demo project to show how to use vivado tcl scripts to do everything.☆13Updated 9 years ago