ZipCPU / wbspi
A collection of SPI related cores
☆14Updated 2 years ago
Related projects: ⓘ
- Reusable Verilog 2005 components for FPGA designs☆34Updated last year
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- A padring generator for ASICs☆22Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆18Updated 6 months ago
- Wishbone interconnect utilities☆34Updated 3 months ago
- Using VexRiscv without installing Scala☆34Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆19Updated 10 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆33Updated 3 years ago
- IEEE 754 floating point library in system-verilog and vhdl☆26Updated 4 months ago
- USB virtual model in C++ for Verilog☆26Updated 2 weeks ago
- Quick'n'dirty FuseSoC+cocotb example☆17Updated 3 months ago
- ☆15Updated last week
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated 10 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- Universal Advanced JTAG Debug Interface☆17Updated 4 months ago
- LunaPnR is a place and router for integrated circuits☆40Updated last month
- USB Full Speed PHY☆38Updated 4 years ago
- Atom Hardware IDE☆13Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆34Updated last year
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆11Updated 10 months ago
- USB -> AXI Debug Bridge☆33Updated 3 years ago
- SystemVerilog Logger☆16Updated last year
- Virtual development board for HDL design☆38Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆38Updated 3 years ago
- demo project to show how to use vivado tcl scripts to do everything.☆11Updated 9 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆33Updated 8 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆32Updated 5 years ago
- SystemC to Verilog Synthesizable Subset Translator☆9Updated last year