ZipCPU / wbspiLinks
A collection of SPI related cores
☆17Updated 7 months ago
Alternatives and similar repositories for wbspi
Users that are interested in wbspi are comparing it to the libraries listed below
Sorting:
- Universal Advanced JTAG Debug Interface☆17Updated last year
- Wishbone interconnect utilities☆41Updated 4 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆16Updated 7 months ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- SystemVerilog Logger☆18Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- USB virtual model in C++ for Verilog☆31Updated 8 months ago
- ☆11Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- SGMII☆12Updated 10 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 2 months ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated 3 weeks ago
- Atom Hardware IDE☆13Updated 4 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 7 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 2 weeks ago
- SystemC to Verilog Synthesizable Subset Translator☆9Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 6 months ago
- Wishbone controlled I2C controllers☆49Updated 7 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- ☆33Updated 2 years ago