snbk001 / Verilog-Design-ExamplesLinks
Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversion, Up down counter, Clock Divider, PIPO, n bit universal shift register, 4 bit LFSR, Single port RAM, Dual port RAM, Synchronous FIFO, Asynchronous F…
☆123Updated last year
Alternatives and similar repositories for Verilog-Design-Examples
Users that are interested in Verilog-Design-Examples are comparing it to the libraries listed below
Sorting:
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆60Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆78Updated last year
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆126Updated 4 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆13Updated 4 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆62Updated last year
- This is a detailed SystemVerilog course☆107Updated 3 months ago
- ☆43Updated 3 years ago
- ☆111Updated last year
- This repo provide an index of VLSI content creators and their materials☆150Updated 9 months ago
- Basic RISC-V Test SoC☆128Updated 6 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- This repository contains the design files of RISC-V Pipeline Core☆45Updated 2 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆47Updated last year
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆98Updated 2 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆103Updated 5 months ago
- ☆159Updated 2 years ago
- Single Cycle RISC MIPS Processor☆33Updated 3 years ago
- Architectural design of data router in verilog☆30Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆24Updated 5 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆40Updated 4 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆36Updated 6 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆90Updated last year
- ☆16Updated last year