snbk001 / Verilog-Design-Examples
Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversion, Up down counter, Clock Divider, PIPO, n bit universal shift register, 4 bit LFSR, Single port RAM, Dual port RAM, Synchronous FIFO, Asynchronous F…
☆120Updated last year
Alternatives and similar repositories for Verilog-Design-Examples
Users that are interested in Verilog-Design-Examples are comparing it to the libraries listed below
Sorting:
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆76Updated last year
- This repo provide an index of VLSI content creators and their materials☆149Updated 8 months ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆122Updated 4 years ago
- AXI DMA 32 / 64 bits☆113Updated 10 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆13Updated 3 months ago
- UVM and System Verilog Manuals☆41Updated 6 years ago
- ☆155Updated 2 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆103Updated 4 months ago
- VIP for AXI Protocol☆134Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆148Updated this week
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- Architectural design of data router in verilog☆30Updated 5 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆46Updated 10 months ago
- Implementation of RISC-V RV32I☆18Updated 2 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆42Updated last year
- A verilog based 5-stage pipelined RISC-V Processor code.☆23Updated 5 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆88Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆84Updated 6 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆115Updated 7 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆18Updated last year
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆102Updated 11 years ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆9Updated 8 months ago
- Basic RISC-V Test SoC☆122Updated 6 years ago
- This is a detailed SystemVerilog course☆100Updated 2 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆203Updated last year
- ☆42Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆169Updated 6 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆96Updated 2 years ago