AMBA bus generator including AXI, AHB, and APB
☆121Jul 29, 2021Updated 4 years ago
Alternatives and similar repositories for gen_amba
Users that are interested in gen_amba are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆239Jul 16, 2023Updated 2 years ago
- AMBA bus lecture material☆520Jan 21, 2020Updated 6 years ago
- AHB3-Lite Interconnect☆109May 10, 2024Updated last year
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- An AXI4 crossbar implementation in SystemVerilog☆213Sep 2, 2025Updated 6 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆48May 10, 2024Updated last year
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 6 years ago
- SDIO Device Verilog Core☆24Jul 25, 2018Updated 7 years ago
- UART -> AXI Bridge☆71Jul 1, 2021Updated 4 years ago
- Verification IP for APB protocol☆74Dec 18, 2020Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆78Jan 2, 2021Updated 5 years ago
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- AXI总线连接器☆105Mar 26, 2020Updated 5 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- Engineering Program on RTL Design for FPGA Accelerator☆33Aug 1, 2020Updated 5 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Updated this week
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- AXI Interconnect☆56Aug 20, 2021Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 4 years ago
- ☆38Aug 12, 2015Updated 10 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行☆19Aug 26, 2019Updated 6 years ago
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 7 years ago
- UVM examples☆14May 1, 2015Updated 10 years ago
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆159Mar 31, 2020Updated 5 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Verilog PCI express components☆1,553Apr 26, 2024Updated last year
- AXI Interface Nand Flash Controller (Sync mode)☆104Aug 9, 2024Updated last year