AMBA bus generator including AXI, AHB, and APB
☆124Jul 29, 2021Updated 5 years ago
Alternatives and similar repositories for gen_amba
Users that are interested in gen_amba are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆246Jul 16, 2023Updated 3 years ago
- AMBA bus lecture material☆547Jan 21, 2020Updated 6 years ago
- AHB3-Lite Interconnect☆110May 10, 2024Updated 2 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Apr 5, 2015Updated 11 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆50May 10, 2024Updated 2 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 7 years ago
- SDIO Device Verilog Core☆25Jul 25, 2018Updated 8 years ago
- Parametric AXI4 crossbar in SystemVerilog☆240May 25, 2026Updated 2 months ago
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆84Jan 2, 2021Updated 5 years ago
- Verification IP for APB protocol☆80Dec 18, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- AXI总线连接器☆109Mar 26, 2020Updated 6 years ago
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆35Aug 1, 2020Updated 6 years ago
- AMBA AXI VIP☆470Jun 28, 2024Updated 2 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,652Aug 5, 2026Updated last week
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- AXI Interconnect☆58Aug 20, 2021Updated 4 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Mar 17, 2022Updated 4 years ago
- ☆38Aug 12, 2015Updated 11 years ago
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 7 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行☆19Aug 26, 2019Updated 6 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆162Mar 31, 2020Updated 6 years ago
- Verilog AXI components for FPGA implementation☆2,110Feb 27, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- UVM examples☆14May 1, 2015Updated 11 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- USB -> AXI Debug Bridge☆46Jun 5, 2021Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- Verilog PCI express components☆1,642Apr 26, 2024Updated 2 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆111May 8, 2026Updated 3 months ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago