AMBA bus generator including AXI, AHB, and APB
☆119Jul 29, 2021Updated 4 years ago
Alternatives and similar repositories for gen_amba
Users that are interested in gen_amba are comparing it to the libraries listed below
Sorting:
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆237Jul 16, 2023Updated 2 years ago
- AMBA bus lecture material☆512Jan 21, 2020Updated 6 years ago
- AHB3-Lite Interconnect☆109May 10, 2024Updated last year
- ☆16Apr 21, 2019Updated 6 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- An AXI4 crossbar implementation in SystemVerilog☆212Sep 2, 2025Updated 6 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆48May 10, 2024Updated last year
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- Verification IP for APB protocol☆74Dec 18, 2020Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- SDIO Device Verilog Core☆24Jul 25, 2018Updated 7 years ago
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 6 years ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- ☆38Aug 12, 2015Updated 10 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆102Jan 27, 2024Updated 2 years ago
- UART -> AXI Bridge☆71Jul 1, 2021Updated 4 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Jan 28, 2025Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆78Jan 2, 2021Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 3 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- General Purpose AXI Direct Memory Access☆62May 12, 2024Updated last year
- AXI总线连接器☆105Mar 26, 2020Updated 5 years ago
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- ☆14Jun 30, 2019Updated 6 years ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆101Jun 24, 2025Updated 8 months ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 7 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- RISC-V CPU Core☆411Jun 24, 2025Updated 8 months ago