AMBA bus generator including AXI, AHB, and APB
☆123Jul 29, 2021Updated 5 years ago
Alternatives and similar repositories for gen_amba
Users that are interested in gen_amba are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆248Jul 16, 2023Updated 3 years ago
- AHB3-Lite Interconnect☆110May 10, 2024Updated 2 years ago
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- Parametric AXI4 crossbar in SystemVerilog☆249May 25, 2026Updated 5 months ago
- ☆16Apr 21, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 12 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,742Updated this week
- AXI总线连接器☆111Mar 26, 2020Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆50May 10, 2024Updated 2 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- Verilog AXI components for FPGA implementation☆2,167Feb 27, 2025Updated last year
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- AXI4 to SRAM Interface☆13May 2, 2022Updated 4 years ago
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- SDIO Device Verilog Core☆25Jul 25, 2018Updated 8 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 7 years ago
- ☆39Aug 12, 2015Updated 11 years ago
- AXI Interconnect☆59Aug 20, 2021Updated 5 years ago
- Verification IP for APB protocol☆83Dec 18, 2020Updated 5 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AMBA AXI VIP☆483Oct 1, 2026Updated last month
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- APB to I2C☆45Jul 17, 2014Updated 12 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆37Apr 15, 2020Updated 6 years ago
- General Purpose AXI Direct Memory Access☆83May 12, 2024Updated 2 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆75Nov 22, 2019Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆109Jan 27, 2024Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆160Oct 21, 2026Updated last week
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆84Jan 2, 2021Updated 5 years ago
- AXI DMA 32 / 64 bits☆130Jul 17, 2014Updated 12 years ago
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- amba3 apb/axi vip☆54Feb 24, 2015Updated 11 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆21Apr 27, 2024Updated 2 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆332Sep 15, 2026Updated last month
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago