adki / gen_ambaLinks
AMBA bus generator including AXI, AHB, and APB
☆101Updated 3 years ago
Alternatives and similar repositories for gen_amba
Users that are interested in gen_amba are comparing it to the libraries listed below
Sorting:
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆205Updated last year
- AXI总线连接器☆97Updated 5 years ago
- AHB3-Lite Interconnect☆89Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆100Updated last year
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆119Updated 7 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- VIP for AXI Protocol☆136Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆69Updated 5 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- ☆36Updated 9 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- UVM AHB VIP☆85Updated 6 months ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- ahb scram controller, design and verification☆27Updated 6 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆172Updated 6 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆100Updated 7 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆150Updated 5 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆103Updated 5 months ago
- UVM examples and projects☆137Updated 6 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- amba3 apb/axi vip☆49Updated 10 years ago