adki / gen_ambaLinks
AMBA bus generator including AXI, AHB, and APB
☆105Updated 4 years ago
Alternatives and similar repositories for gen_amba
Users that are interested in gen_amba are comparing it to the libraries listed below
Sorting:
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆102Updated last year
- AHB3-Lite Interconnect☆90Updated last year
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆211Updated 2 years ago
- This is the repository for the IEEE version of the book☆67Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆69Updated 5 years ago
- VIP for AXI Protocol☆142Updated 3 years ago
- Network on Chip Implementation written in SytemVerilog☆186Updated 2 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆144Updated 7 years ago
- ☆67Updated 9 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 2 years ago
- round robin arbiter☆74Updated 11 years ago
- amba3 apb/axi vip☆51Updated 10 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆105Updated 7 months ago
- ☆72Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆67Updated 4 years ago
- General Purpose AXI Direct Memory Access☆55Updated last year
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- AXI总线连接器☆102Updated 5 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆104Updated 7 years ago
- This is a detailed SystemVerilog course☆113Updated 5 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆171Updated 8 months ago
- SystemVerilog VIP for AMBA APB protocol☆77Updated 3 years ago