adki / gen_amba
AMBA bus generator including AXI, AHB, and APB
☆100Updated 3 years ago
Alternatives and similar repositories for gen_amba:
Users that are interested in gen_amba are comparing it to the libraries listed below
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- AXI DMA 32 / 64 bits☆112Updated 10 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆201Updated last year
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆96Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- An AXI4 crossbar implementation in SystemVerilog☆145Updated this week
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆114Updated 7 years ago
- AHB3-Lite Interconnect☆88Updated 11 months ago
- AXI总线连接器☆97Updated 5 years ago
- This is the repository for the IEEE version of the book☆58Updated 4 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆148Updated 5 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆169Updated 6 years ago
- UVM Testbench For SystemVerilog Combinator Implementation☆54Updated 8 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆68Updated 5 years ago
- UVM AHB VIP☆83Updated 5 months ago
- ahb scram controller, design and verification☆27Updated 6 years ago
- VIP for AXI Protocol☆132Updated 2 years ago
- SystemVerilog VIP for AMBA APB protocol☆72Updated 3 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆140Updated 6 years ago
- ☆36Updated 9 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆98Updated 7 years ago
- Examples and reference for System Verilog Assertions☆83Updated 8 years ago
- ☆51Updated 2 years ago
- UVM Generator☆45Updated 11 months ago
- amba3 apb/axi vip☆47Updated 10 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆54Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆70Updated last year
- SDRAM controller with AXI4 interface☆92Updated 5 years ago