Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
☆32Dec 5, 2024Updated last year
Alternatives and similar repositories for MIRISCV
Users that are interested in MIRISCV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- Методические материалы курса "Практикум по ПЛИС"☆50May 29, 2026Updated 4 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 8 months ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆25Mar 7, 2026Updated 7 months ago
- ☆10Nov 2, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆66Sep 15, 2023Updated 3 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆20May 8, 2025Updated last year
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- Учебные материалы Альянса RISC-V☆18Jun 30, 2025Updated last year
- Репозиторий канала Verification For All☆15Oct 4, 2026Updated last week
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆101Jan 27, 2024Updated 2 years ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆54Sep 20, 2026Updated 3 weeks ago
- ☆11Jul 12, 2023Updated 3 years ago
- Laboratory course on RISC-V Processor Development☆356Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- SystemVerilog language-oriented exercises☆71Jul 8, 2026Updated 3 months ago
- CPU microarchitecture, step by step☆199Jun 26, 2022Updated 4 years ago
- FPGA exercise for beginners☆48Updated this week
- uRV RISC-V core☆18Sep 29, 2015Updated 11 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 months ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆50Mar 22, 2019Updated 7 years ago
- Verification IP for AMBA APB Protocol☆35Nov 7, 2023Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DekatronPC - vacuum tube and cold-cathode tube based computer☆16Updated this week
- SystemVerilog Logger☆19Apr 6, 2026Updated 6 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,007Nov 15, 2024Updated last year
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- ☆14Sep 14, 2017Updated 9 years ago
- SystemVerilog language-oriented exercises☆32Jun 30, 2026Updated 3 months ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15Dec 18, 2022Updated 3 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- STM32 Lib LCD1602 LCD2004 LCD0802 I2C or 4BIT☆16Aug 7, 2021Updated 5 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- MCU configurator WIP☆21Sep 25, 2023Updated 3 years ago
- Микропроцессорные устройства☆15Feb 19, 2026Updated 7 months ago
- IPDBG☆14Oct 3, 2026Updated last week