Alternatives and similar repositories for MIRISCV:

Users that are interested in MIRISCV are comparing it to the libraries listed below

• riscv-tests-intro / riscv-tests-intro
  Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"
  ☆35Updated last week
• yuri-panchul / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆58Updated last week
• serge0699 / synth_school_verif_tasks
  Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем
  ☆15Updated last month
• NickolayTernovoy / risc-v_awesome_list
  ☆48Updated 3 years ago
• chipdesignschool / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆40Updated last month
• wyvernSemi / mem_model
  High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model
  ☆21Updated 2 months ago
• RomeoMe5 / DDLM
  Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
  ☆54Updated last year
• yuri-panchul / basics-graphics-music
  FPGA exercise for beginners
  ☆96Updated this week
• yuri-panchul / yrv-plus
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆25Updated last year
• zhelnio / ahb_lite_sdram
  SDRAM controller for MIPSfpga+ system
  ☆21Updated 4 years ago
• FPGA-Systems / fpga-awesome-list
  Полезные ресурсы по тематике FPGA / ПЛИС
  ☆158Updated 2 months ago
• EDAMC / DigitalDesignSchool
  DigitalDesignSchool2022/23 repository
  ☆19Updated 2 years ago
• miet-mpsu-dsp / labs
  Лабораторные работы по ЦОС (python)
  ☆8Updated 9 months ago
• chipdesignschool / basics-graphics-music
  FPGA exercise for beginners
  ☆34Updated last week
• FPGA-InsideOut / hdlgadgets
  human-in-the-loop HDL training tool
  ☆36Updated 11 months ago
• RISCV-Alliance-Education / RISCV-Curricula
  Учебные материалы Альянса RISC-V
  ☆9Updated 3 months ago
• vlotnik / uvm_sin_cos_table
  Contains source code for sin/cos table verification using UVM
  ☆20Updated 3 years ago
• fpgacademy / DESim
  ☆41Updated 2 months ago
• dpretet / cdc
  Repository gathering basic modules for CDC purpose
  ☆51Updated 5 years ago
• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆172Updated 2 years ago
• DigitalDesignSchool / ce2020labs
  ChipEXPO 2020 Digital Design School Labs
  ☆36Updated 2 years ago
• MIPSfpga / digital-design-lab-manual
  Digital Design Labs
  ☆24Updated 6 years ago
• nrot / WaveGen
  ☆11Updated last year
• lowRISC / ariane-ethernet
  open-source Ethenet media access controller for Ariane on Genesys-2
  ☆18Updated 5 years ago
• johan92 / verilog-coding-style
  Verilog (SystemVerilog) coding style
  ☆41Updated 6 years ago
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆70Updated 2 months ago
• MPSU / exAPS
  Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)
  ☆93Updated last year
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆57Updated 2 months ago
• 0xArt / RGMII_Ethernet_Transceiver_Verilog
  Verilog module to transmit/receive to/from RGMII compatible ethernet PHY
  ☆22Updated 2 years ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆65Updated 9 months ago