Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
☆30Dec 5, 2024Updated last year
Alternatives and similar repositories for MIRISCV
Users that are interested in MIRISCV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆22Mar 7, 2026Updated 2 months ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆17Aug 24, 2024Updated last year
- Учебные материалы Альянса RISC-V☆16Jun 30, 2025Updated 10 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆30Feb 2, 2026Updated 3 months ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆51May 16, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- ☆11Jul 12, 2023Updated 2 years ago
- SystemVerilog language-oriented exercises☆59Apr 2, 2026Updated last month
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆98Jan 27, 2024Updated 2 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆18May 8, 2025Updated last year
- FPGA exercise for beginners☆45Oct 13, 2025Updated 7 months ago
- DekatronPC - vacuum tube and cold-cathode tube based computer☆16Apr 1, 2026Updated last month
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆14Sep 14, 2017Updated 8 years ago
- CPU microarchitecture, step by step☆191Jun 26, 2022Updated 3 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆39Apr 13, 2026Updated last month
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- ☆14Dec 18, 2022Updated 3 years ago
- STM32 Lib LCD1602 LCD2004 LCD0802 I2C or 4BIT☆14Aug 7, 2021Updated 4 years ago
- MCU configurator WIP☆21Sep 25, 2023Updated 2 years ago
- IPDBG☆13Aug 22, 2025Updated 9 months ago
- ☆42Dec 10, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Платформа для быстрого оформления списков литературы и поиска источников для научных и учебных работ.☆10Oct 4, 2023Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆89Feb 5, 2026Updated 3 months ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆15May 15, 2026Updated last week
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- Laboratory course on RISC-V Processor Development☆333Updated this week
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆97May 8, 2026Updated 2 weeks ago
- Structured UVM Course☆71Jan 4, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Basic RISC-V Test SoC☆193Apr 7, 2019Updated 7 years ago
- Django site with user registration functionality powered by Userena.☆17Sep 22, 2013Updated 12 years ago
- Notes from learning RISC-V☆12May 15, 2026Updated last week
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆113Jun 27, 2019Updated 6 years ago
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last week
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆36Oct 29, 2023Updated 2 years ago
- Mad intensive course from Moscow campus of intra42☆11Jul 3, 2022Updated 3 years ago