Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
☆28Dec 5, 2024Updated last year
Alternatives and similar repositories for MIRISCV
Users that are interested in MIRISCV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆22Mar 7, 2026Updated last month
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Учебные материалы Альянса RISC-V☆16Jun 30, 2025Updated 9 months ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆64Sep 15, 2023Updated 2 years ago
- Методические материалы курса "Практикум по ПЛИС"☆44Apr 3, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated 2 months ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆48Nov 7, 2025Updated 5 months ago
- SystemVerilog language-oriented exercises☆58Apr 2, 2026Updated last week
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆98Jan 27, 2024Updated 2 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆17May 8, 2025Updated 11 months ago
- FPGA exercise for beginners☆45Oct 13, 2025Updated 5 months ago
- DekatronPC - vacuum tube and cold-cathode tube based computer☆16Apr 1, 2026Updated last week
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆14Sep 14, 2017Updated 8 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆39Oct 15, 2025Updated 5 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- ☆14Dec 18, 2022Updated 3 years ago
- STM32 Lib LCD1602 LCD2004 LCD0802 I2C or 4BIT☆14Aug 7, 2021Updated 4 years ago
- MCU configurator WIP☆21Sep 25, 2023Updated 2 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 8 months ago
- ☆42Dec 10, 2021Updated 4 years ago
- Микропроцессорные устройства☆13Feb 19, 2026Updated last month
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Платформа для быстрого оформления списков литературы и поиска источников для научных и учебных работ.☆10Oct 4, 2023Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆85Feb 5, 2026Updated 2 months ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆15Jan 5, 2026Updated 3 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆95Feb 26, 2026Updated last month
- Structured UVM Course☆70Jan 4, 2024Updated 2 years ago
- Basic RISC-V Test SoC☆185Apr 7, 2019Updated 7 years ago
- Django site with user registration functionality powered by Userena.☆17Sep 22, 2013Updated 12 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Notes from learning RISC-V☆12Mar 13, 2026Updated 3 weeks ago
- A collection of resources for the EBAZ4205 FPGA board.☆19Jun 30, 2021Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆976Nov 15, 2024Updated last year
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆112Jun 27, 2019Updated 6 years ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆36Oct 29, 2023Updated 2 years ago
- Mad intensive course from Moscow campus of intra42☆11Jul 3, 2022Updated 3 years ago