Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
☆30Dec 5, 2024Updated last year
Alternatives and similar repositories for MIRISCV
Users that are interested in MIRISCV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆22Mar 7, 2026Updated last month
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆64Sep 15, 2023Updated 2 years ago
- Методические материалы курса "Практикум по ПЛИС"☆46Apr 10, 2026Updated 3 weeks ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆29Feb 2, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆49Nov 7, 2025Updated 5 months ago
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- ☆11Jul 12, 2023Updated 2 years ago
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆98Jan 27, 2024Updated 2 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆18May 8, 2025Updated 11 months ago
- FPGA exercise for beginners☆45Oct 13, 2025Updated 6 months ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- Calculate clock-skew with a timestamp server to synchronize your web-apps!☆14Feb 26, 2016Updated 10 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Fixed-point math library with VHDL, Python and MATLAB support☆39Apr 13, 2026Updated 2 weeks ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- ☆14Dec 18, 2022Updated 3 years ago
- STM32 Lib LCD1602 LCD2004 LCD0802 I2C or 4BIT☆14Aug 7, 2021Updated 4 years ago
- MCU configurator WIP☆21Sep 25, 2023Updated 2 years ago
- IPDBG☆13Aug 22, 2025Updated 8 months ago
- ☆42Dec 10, 2021Updated 4 years ago
- Платформа для быстрого оформления списков литературы и поиска источников для научных и учебных работ.☆10Oct 4, 2023Updated 2 years ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆15Apr 14, 2026Updated 2 weeks ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- Методические материалы по разработке процессора архитектуры RISC-V☆330Apr 25, 2026Updated last week
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆96Feb 26, 2026Updated 2 months ago
- Structured UVM Course☆70Jan 4, 2024Updated 2 years ago
- Basic RISC-V Test SoC☆189Apr 7, 2019Updated 7 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆979Nov 15, 2024Updated last year
- A collection of resources for the EBAZ4205 FPGA board.☆19Jun 30, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆113Jun 27, 2019Updated 6 years ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated 2 months ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆36Oct 29, 2023Updated 2 years ago
- RTL to GDS via Cadence Tools☆17May 17, 2022Updated 3 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- SocKit 1-wire (onewire) master☆19Aug 5, 2012Updated 13 years ago
- ☆16Jan 9, 2022Updated 4 years ago