Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
☆26Dec 5, 2024Updated last year
Alternatives and similar repositories for MIRISCV
Users that are interested in MIRISCV are comparing it to the libraries listed below
Sorting:
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆21Apr 11, 2025Updated 10 months ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Методические материалы курса "Практикум по ПЛИС"☆41Updated this week
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆47Nov 7, 2025Updated 3 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated last month
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆63Sep 15, 2023Updated 2 years ago
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆97Jan 27, 2024Updated 2 years ago
- FPGA exercise for beginners☆43Oct 13, 2025Updated 4 months ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆17May 8, 2025Updated 9 months ago
- human-in-the-loop HDL training tool☆42Feb 27, 2024Updated 2 years ago
- Structured UVM Course☆65Jan 4, 2024Updated 2 years ago
- SystemVerilog language-oriented exercises☆57Feb 17, 2026Updated 2 weeks ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- UART implementation using verilog☆34Feb 14, 2023Updated 3 years ago
- MCU configurator WIP☆21Sep 25, 2023Updated 2 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆34Oct 29, 2023Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆88Oct 16, 2025Updated 4 months ago
- CPU microarchitecture, step by step☆187Jun 26, 2022Updated 3 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Verification IP for AMBA APB Protocol☆35Nov 7, 2023Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated 3 weeks ago
- Generic Register Interface (contains various adapters)☆136Feb 24, 2026Updated last week
- Методические материалы по разработке процессора архитектуры RISC-V☆309Updated this week
- Verilog hardware abstraction library☆46Feb 23, 2026Updated last week
- UNSUPPORTED INTERNAL toolchain builds☆47Feb 24, 2026Updated last week
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Jan 4, 2025Updated last year
- Basic RISC-V Test SoC☆175Apr 7, 2019Updated 6 years ago
- Control and status register code generator toolchain☆177Updated this week
- Полезные ресурсы по тематике FPGA / ПЛИС☆177Oct 28, 2025Updated 4 months ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 7 months ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆40Jun 19, 2024Updated last year
- Simple runtime for Pulp platforms☆51Feb 2, 2026Updated last month
- This is a detailed SystemVerilog course☆136Mar 4, 2025Updated 11 months ago
- Simple single-port AXI memory interface☆49Jun 7, 2024Updated last year
- Библиотека для анализа городских событий☆18Nov 6, 2025Updated 3 months ago