Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
☆26Dec 5, 2024Updated last year
Alternatives and similar repositories for MIRISCV
Users that are interested in MIRISCV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆22Mar 7, 2026Updated 2 weeks ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆64Sep 15, 2023Updated 2 years ago
- Методические материалы курса "Практикум по ПЛИС"☆45Mar 14, 2026Updated last week
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated last month
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆47Nov 7, 2025Updated 4 months ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- SystemVerilog language-oriented exercises☆57Updated this week
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆98Jan 27, 2024Updated 2 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆17May 8, 2025Updated 10 months ago
- FPGA exercise for beginners☆44Oct 13, 2025Updated 5 months ago
- DekatronPC - vacuum tube and cold-cathode tube based computer☆16Feb 18, 2026Updated last month
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- ☆14Sep 14, 2017Updated 8 years ago
- CPU microarchitecture, step by step☆187Jun 26, 2022Updated 3 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆38Oct 15, 2025Updated 5 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- ☆14Dec 18, 2022Updated 3 years ago
- STM32 Lib LCD1602 LCD2004 LCD0802 I2C or 4BIT☆14Aug 7, 2021Updated 4 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 7 months ago
- IPDBG☆13Aug 22, 2025Updated 7 months ago
- ☆40Dec 10, 2021Updated 4 years ago
- Микропроцессорные устройства☆13Feb 19, 2026Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- Методические материалы по разработке процессора архитектуры RISC-V☆313Mar 16, 2026Updated last week
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆15Jan 5, 2026Updated 2 months ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆92Feb 26, 2026Updated 3 weeks ago
- Structured UVM Course☆68Jan 4, 2024Updated 2 years ago
- Basic RISC-V Test SoC☆181Apr 7, 2019Updated 6 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆970Nov 15, 2024Updated last year
- A collection of resources for the EBAZ4205 FPGA board.☆17Jun 30, 2021Updated 4 years ago
- ☆13Jul 27, 2025Updated 7 months ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆112Jun 27, 2019Updated 6 years ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated 3 weeks ago
- ☆15Jan 9, 2022Updated 4 years ago