Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
☆30Dec 5, 2024Updated last year
Alternatives and similar repositories for MIRISCV
Users that are interested in MIRISCV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆22Mar 7, 2026Updated 3 months ago
- Учебные материалы Альянса RISC-V☆16Jun 30, 2025Updated 11 months ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆64Sep 15, 2023Updated 2 years ago
- Методические материалы курса "Практикум по ПЛИС"☆47May 29, 2026Updated 2 weeks ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆30Feb 2, 2026Updated 4 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆51May 16, 2026Updated 3 weeks ago
- ☆11Jul 12, 2023Updated 2 years ago
- SystemVerilog language-oriented exercises☆60Apr 2, 2026Updated 2 months ago
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆99Jan 27, 2024Updated 2 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆19May 8, 2025Updated last year
- FPGA exercise for beginners☆45Oct 13, 2025Updated 7 months ago
- DekatronPC - vacuum tube and cold-cathode tube based computer☆16May 25, 2026Updated 2 weeks ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆14Sep 14, 2017Updated 8 years ago
- CPU microarchitecture, step by step☆191Jun 26, 2022Updated 3 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆39Apr 13, 2026Updated last month
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- ☆15Dec 18, 2022Updated 3 years ago
- STM32 Lib LCD1602 LCD2004 LCD0802 I2C or 4BIT☆14Aug 7, 2021Updated 4 years ago
- MCU configurator WIP☆21Sep 25, 2023Updated 2 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 10 months ago
- IPDBG☆13Aug 22, 2025Updated 9 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆42Dec 10, 2021Updated 4 years ago
- Микропроцессорные устройства☆14Feb 19, 2026Updated 3 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆89Feb 5, 2026Updated 4 months ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- 🦀 An emoji fuzzy finder written in Rust☆16Jun 23, 2020Updated 5 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆16May 30, 2026Updated last week
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆98May 8, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Structured UVM Course☆72Jan 4, 2024Updated 2 years ago
- Basic RISC-V Test SoC☆196Apr 7, 2019Updated 7 years ago
- Notes from learning RISC-V☆12Updated this week
- A collection of resources for the EBAZ4205 FPGA board.☆19Jun 30, 2021Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆982Nov 15, 2024Updated last year
- ☆13Jul 27, 2025Updated 10 months ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆113Jun 27, 2019Updated 6 years ago