Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
☆34Dec 5, 2024Updated last year
Alternatives and similar repositories for MIRISCV
Users that are interested in MIRISCV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Методические материалы курса "Практикум по ПЛИС"☆50May 29, 2026Updated 5 months ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆27Updated this week
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 8 months ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆67Sep 15, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆10Nov 2, 2023Updated 2 years ago
- Учебные материалы Альянса RISC-V☆18Jun 30, 2025Updated last year
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆54Sep 20, 2026Updated last month
- Репозиторий канала Verification For All☆16Oct 4, 2026Updated 3 weeks ago
- Laboratory course on RISC-V Processor Development☆360Updated this week
- Experiments with Marsohod3GW board with Gowin FPGA chip☆20May 8, 2025Updated last year
- ☆11Jul 12, 2023Updated 3 years ago
- FPGA exercise for beginners☆62Oct 10, 2026Updated 3 weeks ago
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆101Jan 27, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- CPU microarchitecture, step by step☆200Jun 26, 2022Updated 4 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- SystemVerilog language-oriented exercises☆77Jul 8, 2026Updated 3 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 4 months ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆51Mar 22, 2019Updated 7 years ago
- uRV RISC-V core☆18Sep 29, 2015Updated 11 years ago
- Calculate clock-skew with a timestamp server to synchronize your web-apps!☆14Feb 26, 2016Updated 10 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- DekatronPC - vacuum tube and cold-cathode tube based computer☆16Updated this week
- ☆50Nov 9, 2021Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Verification IP for AMBA APB Protocol☆35Nov 7, 2023Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 6 months ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆186Oct 28, 2025Updated last year
- ☆14Sep 14, 2017Updated 9 years ago
- Basic Common Modules☆48Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 2 months ago
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago
- ☆15Dec 18, 2022Updated 3 years ago
- SystemVerilog language-oriented exercises☆31Jun 30, 2026Updated 4 months ago
- MCU configurator WIP☆21Sep 25, 2023Updated 3 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆36Oct 15, 2024Updated 2 years ago