epsilon537 / boxlambdaLinks
FPGA based microcomputer sandbox for software and RTL experimentation
☆57Updated this week
Alternatives and similar repositories for boxlambda
Users that are interested in boxlambda are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆93Updated 9 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- Wishbone interconnect utilities☆41Updated 3 months ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆28Updated 6 years ago
- Dual-issue RV64IM processor for fun & learning☆60Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 4 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆63Updated last week
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Spen's Official OpenOCD Mirror☆50Updated 2 months ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆89Updated this week
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆41Updated last month
- A pipelined RISC-V processor☆57Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 3 weeks ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆77Updated 11 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆38Updated 3 weeks ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Portable HyperRAM controller☆55Updated 5 months ago
- A reimplementation of a tiny stack CPU☆83Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Another tiny RISC-V implementation☆55Updated 3 years ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago