epsilon537 / boxlambdaLinks
FPGA based microcomputer sandbox for software and RTL experimentation
☆66Updated last week
Alternatives and similar repositories for boxlambda
Users that are interested in boxlambda are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆105Updated last week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated this week
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- A Risc-V SoC for Tiny Tapeout☆30Updated last week
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆32Updated 6 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆67Updated 2 weeks ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- ☆70Updated last year
- A SoC for DOOM☆19Updated 4 years ago
- ☆135Updated 8 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆32Updated 8 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated 2 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated last year
- Another tiny RISC-V implementation☆58Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- A pipelined RISC-V processor☆57Updated last year
- RISC-V Nox core☆68Updated last month
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆34Updated 2 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- Naive Educational RISC V processor☆87Updated last month