epsilon537 / boxlambdaLinks
FPGA based microcomputer sandbox for software and RTL experimentation
☆67Updated last week
Alternatives and similar repositories for boxlambda
Users that are interested in boxlambda are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆42Updated 8 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Reusable Verilog 2005 components for FPGA designs☆47Updated 8 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- A Risc-V SoC for Tiny Tapeout☆40Updated 3 weeks ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆52Updated last year
- ☆137Updated 10 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆79Updated last week
- Featherweight RISC-V implementation☆53Updated 3 years ago
- ☆70Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 4 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆61Updated 2 years ago
- Another tiny RISC-V implementation☆59Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆35Updated 10 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Portable HyperRAM controller☆60Updated 10 months ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆35Updated 3 weeks ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆44Updated 4 years ago
- Demo projects for various Kintex FPGA boards☆62Updated 5 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- A SoC for DOOM☆19Updated 4 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago