epsilon537 / boxlambdaLinks
FPGA based microcomputer sandbox for software and RTL experimentation
☆75Updated 2 weeks ago
Alternatives and similar repositories for boxlambda
Users that are interested in boxlambda are comparing it to the libraries listed below
Sorting:
- A Risc-V SoC for Tiny Tapeout☆43Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Updated 3 weeks ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Updated last month
- Wishbone interconnect utilities☆44Updated 3 weeks ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆34Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Updated this week
- Another tiny RISC-V implementation☆64Updated 4 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆92Updated 5 years ago
- ☆138Updated last year
- ☆71Updated last year
- Yet Another RISC-V Implementation☆99Updated last year
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆34Updated 7 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆85Updated last year
- SoftCPU/SoC engine-V☆55Updated 9 months ago
- RISC-V Nox core☆71Updated 5 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 6 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆85Updated 2 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆32Updated 4 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Spen's Official OpenOCD Mirror☆51Updated 10 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago