An FPGA-based RISC-V CPU
☆16Dec 7, 2021Updated 4 years ago
Alternatives and similar repositories for riscv
Users that are interested in riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 5 stage pipeline, single cycle risc-V implementation☆30Mar 9, 2024Updated 2 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- A 5 stage-pipeline RV32I implementation in VHDL☆22Mar 13, 2020Updated 6 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 4 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 4 years ago
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆21Jun 3, 2023Updated 2 years ago
- Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology☆25Jul 23, 2022Updated 3 years ago
- A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…☆17Jan 4, 2020Updated 6 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆108Nov 14, 2018Updated 7 years ago
- This thesis applies an autoencoder deep neural network to the multichannel speech enhancement problem. It takes the problem from dataset …☆13Sep 1, 2022Updated 3 years ago
- 32-bit soft RISCV processor for FPGA applications☆19Nov 25, 2023Updated 2 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- This repository contains getting started projects related to all PSoC4 pioneer kits.☆13Oct 30, 2018Updated 7 years ago
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆19Jul 24, 2021Updated 4 years ago
- RISC-V instruction set extensions for SM4 block cipher☆21Mar 6, 2020Updated 6 years ago
- ☆15Feb 27, 2024Updated 2 years ago
- ☆23Jun 23, 2024Updated last year
- This repository implements various algorithms to solve LASSO problem via Matlab.☆11Jan 28, 2019Updated 7 years ago
- ☆19Jul 21, 2020Updated 5 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 5 months ago
- Codes associated with Separation-Free Super-Resolution from Compressed Measurements is Possible: an Orthonormal Atomic Norm Minimization …☆20Jan 28, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 计算机基础学习指南☆18Sep 30, 2020Updated 5 years ago
- ☆14Jun 18, 2020Updated 5 years ago
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Dec 7, 2025Updated 4 months ago
- Open Source STC MCU ISP flash tool☆10Jan 9, 2021Updated 5 years ago
- A small and simple rv32i core written in Verilog☆17Jul 29, 2022Updated 3 years ago
- Basic RISC-V Test SoC☆185Apr 7, 2019Updated 7 years ago
- ☆19Mar 25, 2024Updated 2 years ago
- LoongArch常见的文档资料以及说明文档☆13Mar 6, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- PoV mod for HoneySelect 2.☆11May 10, 2021Updated 4 years ago
- This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…☆79Apr 15, 2025Updated 11 months ago
- ☆16Apr 11, 2019Updated 7 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆42Mar 2, 2022Updated 4 years ago
- ☆16Dec 5, 2025Updated 4 months ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- ☆22Jun 18, 2025Updated 9 months ago