A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)
☆34Mar 21, 2020Updated 6 years ago
Alternatives and similar repositories for fpga_test_soc
Users that are interested in fpga_test_soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cortex-M0 DesignStart Wrapper☆23Aug 11, 2019Updated 6 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Jan 31, 2020Updated 6 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆24Jul 20, 2023Updated 2 years ago
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- RTL code for the DPU chip designed for irregular graphs☆13May 30, 2022Updated 3 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Dec 5, 2014Updated 11 years ago
- Basic RISC-V Test SoC☆181Apr 7, 2019Updated 6 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Jan 25, 2022Updated 4 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- Little handy Numerically controlled oscillator (NCO) Verilog RTL☆15Feb 15, 2024Updated 2 years ago
- Opensource embedded controller firmware for sipeed boards.☆44Feb 23, 2019Updated 7 years ago
- MCU图形化配置程序，基于QT，灵感来自cubeMX☆14Oct 31, 2021Updated 4 years ago
- USB serial device (CDC-ACM)☆45Jun 28, 2020Updated 5 years ago
- 21Summer-VE370-Intro-to-Computer-Organization-Projects: -Project1: RISC-V Assembly, simluating c code. -Project2: 1.RISC-V64 sin…☆14Apr 11, 2023Updated 2 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- A flexible SoC emulator for ARM Cortex-M3☆14Apr 13, 2022Updated 3 years ago
- Kernel module that makes it possible to create virtual wifi devices each with a virtualized stack.☆11Dec 13, 2011Updated 14 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 3, 2025Updated 5 months ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆26Sep 8, 2024Updated last year
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline)☆19Jul 10, 2024Updated last year
- A verilog based 5-stage pipelined RISC-V Processor code.☆36Mar 25, 2020Updated 5 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆26Mar 15, 2021Updated 5 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- bfloat16 dtype for numpy☆20Sep 25, 2023Updated 2 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆50Dec 14, 2025Updated 3 months ago
- calculate number of OPS (computation) in a Keras model!☆12Oct 26, 2020Updated 5 years ago
- An open source FPGA design for DSLogic☆171Jul 8, 2014Updated 11 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- 根据交通部jt808规范编写的一个已经用于实际生产的tcp通讯服务端☆17Dec 5, 2023Updated 2 years ago
- RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo☆13Mar 7, 2020Updated 6 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated 2 years ago