ultraembedded / fpga_test_socLinks
A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)
☆33Updated 5 years ago
Alternatives and similar repositories for fpga_test_soc
Users that are interested in fpga_test_soc are comparing it to the libraries listed below
Sorting:
- USB 2.0 Device IP Core☆70Updated 8 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆75Updated last year
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 7 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆68Updated 4 years ago
- A Voila-Jones face detector hardware implementation☆33Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- I2C controller core☆46Updated 2 years ago
- USB 1.1 Host and Function IP core☆23Updated 11 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- QSPI for SoC☆23Updated 5 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- ☆38Updated 10 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 9 months ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Verilog SPI master and slave☆60Updated 9 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago