ultraembedded / fpga_test_socLinks
A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)
☆33Updated 5 years ago
Alternatives and similar repositories for fpga_test_soc
Users that are interested in fpga_test_soc are comparing it to the libraries listed below
Sorting:
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- configurable cordic core in verilog☆51Updated 10 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 11 months ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- ☆16Updated 6 years ago
- I2C controller core☆43Updated 2 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- USB 2.0 Device IP Core☆67Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- turbo 8051☆29Updated 7 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆24Updated 2 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- ☆64Updated 2 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago