CMU-SAFARI / MemSchedSim
This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based out-of-order core frontend and models memory scheduling policies such as FRFCFS, ATLAS, TCM, BLISS. Based on the ICCD 2014 paper by Subramanian et al. at http://users.ece.cmu.edu/~omutlu/pub/bliss-memory-schedule…
☆10Updated 9 years ago
Alternatives and similar repositories for MemSchedSim:
Users that are interested in MemSchedSim are comparing it to the libraries listed below
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆20Updated 4 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 6 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆18Updated 5 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- Spike with a coherence supported cache model☆13Updated 8 months ago
- SmartNIC☆14Updated 6 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 9 years ago
- ☆16Updated 3 years ago
- Automatically exported from code.google.com/p/tpzsimul☆13Updated 9 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 2 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆13Updated 9 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 7 months ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- ☆21Updated last month
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Updated 4 years ago
- The OpenPiton Platform☆28Updated last year
- RTLCheck☆21Updated 6 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 9 months ago