CMU-SAFARI / MemSchedSimLinks
This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based out-of-order core frontend and models memory scheduling policies such as FRFCFS, ATLAS, TCM, BLISS. Based on the ICCD 2014 paper by Subramanian et al. at http://users.ece.cmu.edu/~omutlu/pub/bliss-memory-schedule…
☆10Updated 9 years ago
Alternatives and similar repositories for MemSchedSim
Users that are interested in MemSchedSim are comparing it to the libraries listed below
Sorting:
- ☆20Updated 5 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 5 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆17Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 8 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆13Updated 9 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- ☆15Updated 9 months ago
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 3 years ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Updated 4 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆14Updated 3 years ago
- ☆13Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- Spike with a coherence supported cache model☆13Updated 11 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- (elastic) cuckoo hashing☆14Updated 5 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- RTLCheck☆22Updated 6 years ago