ganyunhan / IC-Design-Contest-ARM-CUP
集成电路设计大赛ARM杯作品,获得2021年ARM企业杯
☆14Updated 3 years ago
Alternatives and similar repositories for IC-Design-Contest-ARM-CUP:
Users that are interested in IC-Design-Contest-ARM-CUP are comparing it to the libraries listed below
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆38Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆118Updated 2 years ago
- ☆64Updated 2 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- upgrade to e203 (a risc-v core)☆42Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆17Updated 3 weeks ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆61Updated last year
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆82Updated last year
- RISC-V 64 CPU☆10Updated 2 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆52Updated 9 months ago
- ☆36Updated 6 years ago
- ☆18Updated last year
- ☆39Updated 6 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆98Updated 7 months ago
- SDRAM controller with AXI4 interface☆91Updated 5 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆15Updated 6 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆23Updated last year
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆118Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆62Updated 8 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆50Updated 2 years ago
- FFT generator using Chisel☆58Updated 3 years ago
- The project includes codes, specification, presentation and other information.☆26Updated 4 years ago
- Implement a bitonic sorting network on FPGA☆42Updated 3 years ago
- This is just for Takk_Zynq_Labs test.☆27Updated 3 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆22Updated 2 years ago
- 2019 SEU-Xilinx Summer School☆49Updated 5 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 weeks ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆39Updated 2 years ago