集成电路设计大赛ARM杯作品，获得2021年ARM企业杯
☆17Sep 26, 2021Updated 4 years ago
Alternatives and similar repositories for IC-Design-Contest-ARM-CUP
Users that are interested in IC-Design-Contest-ARM-CUP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆11Mar 12, 2021Updated 5 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- VHDL数字电路设计☆13Aug 30, 2017Updated 9 years ago
- ☆12Oct 2, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆13Mar 7, 2024Updated 2 years ago
- 半导体器件仿真模拟平台（现已支持PN结、BJT、MOS管），code于2019年。☆17Sep 4, 2021Updated 5 years ago
- MacBook 自用软件破解（macOS Intel）☆21Apr 7, 2023Updated 3 years ago
- 使用国产FPGA厂商安路公司的开发板做的一款基于FPGA的智能导盲杖系统。利用百度LBS开放平台做到自主导航，与Arduino互联实现PID算法，摄像头识别红绿灯，超声波自主避障，语音识别，一键拨打紧急联系人等等☆34Nov 28, 2019Updated 6 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago
- FPGA-CNN Application for fruit detection based on Logos-PGL22G Board☆14Aug 24, 2022Updated 4 years ago
- Try and measure tokio task overhead☆11Dec 20, 2021Updated 4 years ago
- Pointer analysis prototype (currently including anderson, steensgard).☆17Dec 20, 2021Updated 4 years ago
- 武汉理工大学本科生毕业设计（论文） LaTeX 模板☆43Jul 16, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 湖南大学数字电路与逻辑设计大实验使用VHDL完成简易CPU设计☆20Dec 7, 2020Updated 5 years ago
- Signal generator designed with Nexy4 FPGA☆13May 14, 2023Updated 3 years ago
- ☆11Sep 24, 2023Updated 2 years ago
- Linux 0.11 Lab in 5 minutes☆11Jul 25, 2015Updated 11 years ago
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 8 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- ☆12Jul 10, 2026Updated last month
- Task-based framework for automatic synchronization and memory prefetching.☆17Dec 3, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆14Mar 10, 2019Updated 7 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- A easy general acc.☆18Mar 22, 2021Updated 5 years ago
- This repository provides an implementation of the DPCCN model for single-channel speech separation. More details will be updated soon.☆13Dec 8, 2021Updated 4 years ago
- unoffical release of droidian☆11Oct 23, 2021Updated 4 years ago
- FPGA实现动态图像识别☆25Jul 31, 2020Updated 6 years ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆18Mar 15, 2021Updated 5 years ago
- "智能公交系统电子站牌设计"毕业设计单片机和微信小程序代码☆15Jan 11, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 6 years ago
- ☆13Aug 8, 2024Updated 2 years ago
- ☆14Apr 8, 2025Updated last year
- ☆11Jul 9, 2026Updated last month
- Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK☆15Dec 2, 2018Updated 7 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆11Jan 11, 2021Updated 5 years ago
- KiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS☆10Mar 6, 2023Updated 3 years ago