集成电路设计大赛ARM杯作品，获得2021年ARM企业杯
☆17Sep 26, 2021Updated 4 years ago
Alternatives and similar repositories for IC-Design-Contest-ARM-CUP
Users that are interested in IC-Design-Contest-ARM-CUP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 10 months ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆11Mar 12, 2021Updated 5 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- 中科大 2017 级数字电路实验/组成原理实验的同学经验和资料分享☆12Oct 25, 2019Updated 6 years ago
- ☆12Oct 2, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 武汉理工大学刷中国语文的小工具🔨☆19Aug 17, 2020Updated 5 years ago
- ☆13Mar 7, 2024Updated 2 years ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 3 years ago
- 记录自己十九岁那年参加电子设计大赛的短文📚☆91Aug 8, 2021Updated 4 years ago
- 使用国产FPGA厂商安路公司的开发板做的一款基于FPGA的智能导盲杖系统。利用百度LBS开放平台做到自主导航，与Arduino互联实现PID算法，摄像头识别红绿灯，超声波自主避障， 语音识别，一键拨打紧急联系人等等☆33Nov 28, 2019Updated 6 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago
- Try and measure tokio task overhead☆11Dec 20, 2021Updated 4 years ago
- Pointer analysis prototype (currently including anderson, steensgard).☆17Dec 20, 2021Updated 4 years ago
- 武汉理工大学本科生毕业设计（论文） LaTeX 模板☆43Jul 16, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- advanced python filesystem☆13Aug 26, 2024Updated last year
- 学习MIT6.824的笔记、文档、实验。📚☆38Apr 26, 2020Updated 6 years ago
- Robotic Application Processor☆26Jan 2, 2022Updated 4 years ago
- Signal generator designed with Nexy4 FPGA☆13May 14, 2023Updated 3 years ago
- 使用肤色颜色空间建模+连通域处理及分析和Harr-cascade 方法进行人脸检测。1建立多种肤色模型，结合数学形态学滤波，完成人脸检测； 2利用Matlab 自带的计算机视觉系统工具箱实现单人及多人的人脸检测。☆13Nov 23, 2018Updated 7 years ago
- TP-PARSEC: A Task Parallel PARSEC Benchmark Suite☆11Nov 1, 2020Updated 5 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆35Apr 11, 2024Updated 2 years ago
- ☆11Sep 24, 2023Updated 2 years ago
- Linux 0.11 Lab in 5 minutes☆11Jul 25, 2015Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 8 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆35Mar 21, 2020Updated 6 years ago
- ☆12Jul 10, 2026Updated 2 weeks ago
- Task-based framework for automatic synchronization and memory prefetching.☆17Dec 3, 2021Updated 4 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- A light shell designed for embedded systems☆13Jul 24, 2020Updated 6 years ago
- This repository provides an implementation of the DPCCN model for single-channel speech separation. More details will be updated soon.☆13Dec 8, 2021Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A easy general acc.☆18Mar 22, 2021Updated 5 years ago
- unoffical release of droidian☆11Oct 23, 2021Updated 4 years ago
- FPGA实现动态图像识别☆24Jul 31, 2020Updated 5 years ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆17Mar 15, 2021Updated 5 years ago
- "智能公交系统电子站牌设计"毕业设计单片机和微信小程序代码☆15Jan 11, 2023Updated 3 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆14Aug 12, 2020Updated 5 years ago
- ☆14Apr 8, 2025Updated last year