synergy-noc-generators / ProteusLinks
☆10Updated 2 years ago
Alternatives and similar repositories for Proteus
Users that are interested in Proteus are comparing it to the libraries listed below
Sorting:
- ☆71Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆93Updated 9 months ago
- ☆33Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆50Updated 3 months ago
- ☆30Updated 8 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- ☆28Updated 3 years ago
- ☆16Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆24Updated 4 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ACM TODAES Best Paper Award, 2022☆25Updated last year
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated last month
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆41Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆80Updated 11 months ago
- ☆56Updated 3 months ago
- ☆25Updated last year
- A research shell for Alveo V80☆17Updated last week
- Heterogenous ML accelerator☆18Updated 2 months ago
- ☆16Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆15Updated 9 months ago
- ☆13Updated 2 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- ☆16Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago