synergy-noc-generators / Proteus
☆9Updated 2 years ago
Alternatives and similar repositories for Proteus:
Users that are interested in Proteus are comparing it to the libraries listed below
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- ☆23Updated 4 years ago
- MNSIM version 1.1. We have uploaded a high-level modeling tool and please use this version: https://github.com/Zhu-Zhenhua/MNSIM_Python☆11Updated 5 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ☆71Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆8Updated 3 weeks ago
- ☆11Updated last year
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 4 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last week
- ☆39Updated 8 months ago
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆11Updated last year
- ☆16Updated 2 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- ☆32Updated 3 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆20Updated 3 months ago
- ACM TODAES Best Paper Award, 2022☆24Updated last year
- ☆16Updated 3 years ago
- HW accelerator mapping optimization framework for in-memory computing☆21Updated last month
- ☆45Updated last week
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆18Updated 10 months ago
- RTL implementation of Flex-DPE.☆97Updated 5 years ago
- ☆22Updated 3 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- Heterogenous ML accelerator☆17Updated 5 months ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 2 years ago
- ☆25Updated 10 months ago