mirror of https://git.elphel.com/Elphel/vdt-plugin
☆15Nov 29, 2017Updated 8 years ago
Alternatives and similar repositories for vdt-plugin
Users that are interested in vdt-plugin are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Extended and external tests for Verilator testing☆19Oct 16, 2026Updated 2 weeks ago
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated 2 years ago
- XC2064 bitstream documentation☆19Sep 24, 2018Updated 8 years ago
- A vhdl package for reading and writing bitmap files.☆12Jan 9, 2018Updated 8 years ago
- Wi-Fi enabled XVC programmer/debugger based on ESP8266☆12May 31, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Sphinx extension for embedding KiCAD board views created with PcbDraw☆12Jun 27, 2021Updated 5 years ago
- PetaLinux BSPs for Digilent☆16Aug 15, 2016Updated 10 years ago
- A Sphinx domain providing VHDL language support.☆21Updated this week
- ☆14Jul 14, 2015Updated 11 years ago
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- FPGA development in PlatformIO, using the Icestorm opensource toolchain☆22Oct 22, 2016Updated 10 years ago
- Open source/hardware SoC plattform based on the lattice mico 32 softcore☆15Apr 10, 2010Updated 16 years ago
- Compare HDLs☆12Feb 9, 2015Updated 11 years ago
- Collection of assorted small cores☆13Oct 6, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago
- ☆19Jul 9, 2025Updated last year
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- generate C++ reader/writer from XSD schema☆10Oct 12, 2026Updated 2 weeks ago
- Tiny framework for solving constraint satisfaction problems (CSP) with discrete and finite domains. This is a Scala-based port of the ori…☆11May 13, 2016Updated 10 years ago
- Generic Logic Interfacing Project☆49Jul 29, 2020Updated 6 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago
- Implementing SPMD control flow in LLVM using reconverging CFGs - Vectorizing Divergent Control-Flow for SIMD Applications☆20Apr 11, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- A pipelined RISCV implementation in VHDL☆96Nov 19, 2018Updated 7 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated 3 months ago
- Generate testbench for your verilog module.☆13Sep 29, 2026Updated last month
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- ☆92May 4, 2017Updated 9 years ago
- ☆23Oct 26, 2015Updated 11 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Alternative configuration for CPLD style N64 RGB mods to produce crisper image in 240p/288p modes☆13May 19, 2016Updated 10 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- Collection of test cases for Yosys☆18Jan 4, 2022Updated 4 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- RESTful API for networked manufacturing. with initial emphasis on pick-and-place solutions.☆11Jul 13, 2015Updated 11 years ago
- Optimised VC-2 HQ Profile Decoder Library☆13Jun 16, 2020Updated 6 years ago
- TLB Prime is an application template for LabVIEW which allows users to quickly generate a new top-level application.☆11Jan 3, 2025Updated last year