mirror of https://git.elphel.com/Elphel/vdt-plugin
☆15Nov 29, 2017Updated 8 years ago
Alternatives and similar repositories for vdt-plugin
Users that are interested in vdt-plugin are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- Extended and external tests for Verilator testing☆17Mar 11, 2026Updated last week
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- Wi-Fi enabled XVC programmer/debugger based on ESP8266☆12May 31, 2015Updated 10 years ago
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- A vhdl package for reading and writing bitmap files.☆11Jan 9, 2018Updated 8 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- FPGA development in PlatformIO, using the Icestorm opensource toolchain☆21Oct 22, 2016Updated 9 years ago
- Open source/hardware SoC plattform based on the lattice mico 32 softcore☆15Apr 10, 2010Updated 15 years ago
- SSD test project using Zynq Ultrascale+ bare metal NVMe.☆22Oct 8, 2021Updated 4 years ago
- ☆18Jul 9, 2025Updated 8 months ago
- Open Processor Architecture☆26Apr 7, 2016Updated 9 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago
- ☆23Oct 26, 2015Updated 10 years ago
- Generic Logic Interfacing Project☆48Jul 29, 2020Updated 5 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 8 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- A JSON library implemented in VHDL.☆83Feb 8, 2026Updated last month
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 8 years ago
- A pipelined RISCV implementation in VHDL☆96Nov 19, 2018Updated 7 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆18Apr 6, 2022Updated 3 years ago
- PIC32MX Open-Source Toolchain☆10Feb 17, 2024Updated 2 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆89May 4, 2017Updated 8 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated last month
- Alternative configuration for CPLD style N64 RGB mods to produce crisper image in 240p/288p modes☆13May 19, 2016Updated 9 years ago
- OpenEXR and JPEG XR viewer for HDR10 Display☆10Mar 15, 2018Updated 8 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Yet Another Rapid Reaodut☆14Feb 22, 2024Updated 2 years ago
- ☆30Oct 20, 2015Updated 10 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Dec 20, 2013Updated 12 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 5 years ago
- An implementation of RISC-V☆50Dec 11, 2025Updated 3 months ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- A Verilog parser for Haskell.☆36Jul 6, 2021Updated 4 years ago