www-asics-ws / usb1_deviceLinks
USB 1.1 Device IP Core
☆21Updated 7 years ago
Alternatives and similar repositories for usb1_device
Users that are interested in usb1_device are comparing it to the libraries listed below
Sorting:
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆36Updated 9 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- Small footprint and configurable SPI core☆42Updated last week
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated this week
- ☆23Updated 4 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- ☆33Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 2 months ago
- PicoRV☆44Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- ☆44Updated 6 months ago
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- USB virtual model in C++ for Verilog☆31Updated 10 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- ☆20Updated 3 years ago