www-asics-ws / usb1_deviceView external linksLinks
USB 1.1 Device IP Core
☆21Oct 1, 2017Updated 8 years ago
Alternatives and similar repositories for usb1_device
Users that are interested in usb1_device are comparing it to the libraries listed below
Sorting:
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- USB 2.0 Device IP Core☆74Oct 1, 2017Updated 8 years ago
- Autodesk Eagle BRD to boardview converter☆22Oct 31, 2021Updated 4 years ago
- ☆12May 29, 2020Updated 5 years ago
- A collection of headers containing useful tools and gadgets for building C++ programs☆11Feb 26, 2025Updated 11 months ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆13Jan 7, 2026Updated last month
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Mirror of the Universal Verification Methodology from sourceforge☆37Jan 21, 2015Updated 11 years ago
- A voltage source imitating the behaviour of a battery☆14Jun 24, 2019Updated 6 years ago
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14Updated this week
- A clone of the LTZ1000 reference board from the HP 3458A 8.5-digit multimeter☆12Jan 24, 2018Updated 8 years ago
- Lightweight and efficient MQTT broker☆15May 25, 2017Updated 8 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- document of RTL8710☆16Aug 2, 2016Updated 9 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- Multi-function, universal, fixed-point CORDIC☆15Feb 20, 2022Updated 3 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- Second version of my 1MHz to 6GHz USB based vector network analyzer☆18Feb 6, 2021Updated 5 years ago
- Yet Another Debug Transport☆23Dec 3, 2025Updated 2 months ago
- C++ TCP/IP and SSH stack with bounded run time and no dynamic memory allocations☆41Jul 18, 2025Updated 6 months ago
- ☆44Mar 12, 2025Updated 11 months ago
- An 8b10b decoder and encoder in logic in VHDL☆26Apr 12, 2021Updated 4 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Jun 6, 2021Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- ☆12May 21, 2024Updated last year
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆24May 13, 2023Updated 2 years ago
- A tool for synthesizing Verilog programs☆109Aug 25, 2025Updated 5 months ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 5, 2026Updated last week
- GPL v3 Fat Filesystem Code☆39Apr 27, 2015Updated 10 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago