www-asics-ws / usb1_deviceLinks
USB 1.1 Device IP Core
☆21Updated 7 years ago
Alternatives and similar repositories for usb1_device
Users that are interested in usb1_device are comparing it to the libraries listed below
Sorting:
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 3 weeks ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆34Updated 8 months ago
- Generic Logic Interfacing Project☆46Updated 5 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- ☆20Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- ☆33Updated 2 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated this week
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated 4 months ago
- ☆18Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- PicoRV☆44Updated 5 years ago
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 9 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago