USB 1.1 Device IP Core
☆21Oct 1, 2017Updated 9 years ago
Alternatives and similar repositories for usb1_device
Users that are interested in usb1_device are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- USB 2.0 Device IP Core☆76Oct 1, 2017Updated 9 years ago
- A collection of headers containing useful tools and gadgets for building C++ programs☆11Feb 26, 2025Updated last year
- Autodesk Eagle BRD to boardview converter☆26Oct 31, 2021Updated 5 years ago
- ☆10Aug 25, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Lightweight and efficient MQTT broker☆15May 25, 2017Updated 9 years ago
- A voltage source imitating the behaviour of a battery☆16Jun 24, 2019Updated 7 years ago
- Mirror of the Universal Verification Methodology from sourceforge☆37Jan 21, 2015Updated 11 years ago
- Sphinx extension for embedding KiCAD board views created with PcbDraw☆12Jun 27, 2021Updated 5 years ago
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 5 years ago
- vhdl related contents☆11Apr 27, 2020Updated 6 years ago
- A clone of the LTZ1000 reference board from the HP 3458A 8.5-digit multimeter☆12Jan 24, 2018Updated 8 years ago
- OSVVM Ethernet Library☆10Oct 9, 2026Updated 3 weeks ago
- Wavious Wlink☆12Oct 28, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- ☆12May 29, 2020Updated 6 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 6 years ago
- ☆26Feb 15, 2025Updated last year
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆16Oct 4, 2026Updated last month
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- C++ TCP/IP and SSH stack with bounded run time and no dynamic memory allocations☆42Jul 18, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆10Nov 8, 2019Updated 6 years ago
- ☆45Mar 12, 2025Updated last year
- Multi-function, universal, fixed-point CORDIC☆16Feb 20, 2022Updated 4 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆15Updated this week
- ☆15Sep 30, 2026Updated last month
- Second version of my 1MHz to 6GHz USB based vector network analyzer☆20Feb 6, 2021Updated 5 years ago
- Yet Another Debug Transport☆31Jul 4, 2026Updated 4 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- SCons (make-like) scripts for building FPGA code with Xilinx tools☆18Jul 16, 2012Updated 14 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆17Mar 31, 2021Updated 5 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- ADPCM decoder compatible with OKI 6295☆16Aug 16, 2026Updated 2 months ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆23Jun 6, 2021Updated 5 years ago