www-asics-ws / usb1_deviceLinks
USB 1.1 Device IP Core
☆21Updated 7 years ago
Alternatives and similar repositories for usb1_device
Users that are interested in usb1_device are comparing it to the libraries listed below
Sorting:
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Small footprint and configurable Inter-Chip communication cores☆60Updated last week
- iCE40 floorplan viewer☆24Updated 7 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆65Updated last week
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- Wishbone controlled I2C controllers☆50Updated 8 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 6 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆28Updated 5 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 2 weeks ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆33Updated 7 months ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Small footprint and configurable SPI core☆42Updated 2 weeks ago
- Open Processor Architecture☆26Updated 9 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display☆21Updated 7 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Utilities for working with a Wishbone bus in an embedded device☆44Updated 2 weeks ago