www-asics-ws / usb1_deviceLinks
USB 1.1 Device IP Core
☆21Updated 8 years ago
Alternatives and similar repositories for usb1_device
Users that are interested in usb1_device are comparing it to the libraries listed below
Sorting:
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- PicoRV☆43Updated 5 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated 10 months ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- ☆20Updated 3 years ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Wishbone controlled I2C controllers☆53Updated 11 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated last year
- ☆32Updated 2 years ago