www-asics-ws / usb1_device
USB 1.1 Device IP Core
☆18Updated 6 years ago
Related projects: ⓘ
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆49Updated last year
- Small footprint and configurable Inter-Chip communication cores☆53Updated this week
- Using VexRiscv without installing Scala☆34Updated 2 years ago
- Misc open FPGA flow examples☆8Updated 4 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- IEEE 754 floating point library in system-verilog and vhdl☆26Updated 4 months ago
- Universal Advanced JTAG Debug Interface☆17Updated 4 months ago
- ☆9Updated 4 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆22Updated 2 years ago
- A padring generator for ASICs☆22Updated last year
- ☆20Updated this week
- A small 32-bit implementation of the RISC-V architecture☆31Updated 4 years ago
- WISHBONE Builder☆13Updated 8 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆15Updated 2 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆32Updated 5 years ago
- ☆11Updated this week
- Ethernet MAC 10/100 Mbps☆24Updated 2 years ago
- RISC-V processor☆28Updated 2 years ago
- ☆14Updated 2 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- ULPI Link Wrapper (USB Phy Interface)☆21Updated 4 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- A RISC-V processor☆13Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆19Updated 2 years ago
- SD device emulator from ProjectVault☆14Updated 4 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆12Updated 6 months ago
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- Wishbone <-> AXI converters☆11Updated 9 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆33Updated 3 years ago