www-asics-ws / usb1_deviceLinks
USB 1.1 Device IP Core
☆21Updated 8 years ago
Alternatives and similar repositories for usb1_device
Users that are interested in usb1_device are comparing it to the libraries listed below
Sorting:
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 3 weeks ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Small footprint and configurable SPI core☆46Updated 3 weeks ago
- ☆20Updated 3 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated 11 months ago
- ☆44Updated 8 months ago
- ☆32Updated 2 years ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- Time to Digital Converter (TDC)☆34Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- PicoRV☆43Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- RISC-V processor☆32Updated 3 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated last week
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago