inforichland / freezing-spice
A pipelined RISCV implementation in VHDL
☆95Updated 6 years ago
Alternatives and similar repositories for freezing-spice:
Users that are interested in freezing-spice are comparing it to the libraries listed below
- The Easy 8-bit Processor☆181Updated 10 years ago
- FPGA Design Suite based on C to Verilog design flow.☆238Updated 5 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆59Updated 5 years ago
- public domain tools for FPGAs☆326Updated 7 years ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆122Updated 8 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆143Updated 8 years ago
- A VHDL frontend for Yosys☆102Updated 7 years ago
- Place and route tool for FPGAs☆417Updated 5 years ago
- Space Invaders game implemented with VHDL☆153Updated 8 years ago
- Core description files for FuseSoC☆125Updated 4 years ago
- Open FPGA tools☆258Updated 4 years ago
- GPL v3 2D/3D graphics engine in verilog☆662Updated 10 years ago
- Python tools for Vivado Projects☆73Updated 5 years ago
- VHDL synthesis (based on ghdl)☆316Updated 3 weeks ago
- Swapforth is a cross-platform ANS Forth☆283Updated last year
- MRSIC32 ISA documentation and development☆90Updated last year
- A utility for Composing FPGA designs from Peripherals☆170Updated 3 weeks ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆85Updated 6 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆315Updated this week
- ☆389Updated 6 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆304Updated last year
- A simple RISC-V processor for use in FPGA designs.☆266Updated 4 months ago
- A 32-bit RISC-V processor for mriscv project☆57Updated 7 years ago
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆62Updated 2 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Yet Another RISC-V Implementation☆86Updated 3 months ago