inforichland / freezing-spice
A pipelined RISCV implementation in VHDL
☆95Updated 6 years ago
Alternatives and similar repositories for freezing-spice:
Users that are interested in freezing-spice are comparing it to the libraries listed below
- An experimental System-on-Chip with a custom compiler toolchain.☆59Updated 5 years ago
- FPGA Design Suite based on C to Verilog design flow.☆242Updated 5 years ago
- The Easy 8-bit Processor☆183Updated 10 years ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆122Updated 8 years ago
- Place and route tool for FPGAs☆417Updated 5 years ago
- public domain tools for FPGAs☆326Updated 8 years ago
- Space Invaders game implemented with VHDL☆153Updated 9 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆144Updated 8 years ago
- Core description files for FuseSoC☆124Updated 4 years ago
- ☆389Updated 6 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- Open FPGA tools☆259Updated 4 years ago
- Python tools for Vivado Projects☆73Updated 5 years ago
- A utility for Composing FPGA designs from Peripherals☆170Updated last month
- a playground for xilinx zynq fpga experiments☆48Updated 6 years ago
- A VHDL frontend for Yosys☆102Updated 7 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆303Updated last year
- A 32-bit Microcontroller featuring a RISC-V core☆148Updated 6 years ago
- GPL v3 2D/3D graphics engine in verilog☆663Updated 10 years ago
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆63Updated 2 years ago
- MRSIC32 ISA documentation and development☆90Updated last year
- An open source miniPCIe development board based on the Xilinx Spartan 6 LX150T☆143Updated 9 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆317Updated this week
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 4 years ago
- ☆110Updated 4 years ago
- An Open Source configuration of the Arty platform☆124Updated last year
- The J1 CPU☆165Updated 4 years ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- A simple RISC-V processor for use in FPGA designs.☆267Updated 5 months ago