inforichland / freezing-spiceLinks
A pipelined RISCV implementation in VHDL
☆96Updated 6 years ago
Alternatives and similar repositories for freezing-spice
Users that are interested in freezing-spice are comparing it to the libraries listed below
Sorting:
- The Easy 8-bit Processor☆183Updated 11 years ago
- Space Invaders game implemented with VHDL☆156Updated 9 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 5 years ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆126Updated 9 years ago
- FPGA Design Suite based on C to Verilog design flow.☆246Updated 6 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆150Updated 9 years ago
- public domain tools for FPGAs☆330Updated 8 years ago
- Place and route tool for FPGAs☆422Updated 6 years ago
- Open FPGA tools☆259Updated 5 years ago
- MRSIC32 ISA documentation and development☆91Updated 2 years ago
- An open source miniPCIe development board based on the Xilinx Spartan 6 LX150T☆145Updated 9 years ago
- GPL v3 2D/3D graphics engine in verilog☆680Updated 11 years ago
- A VHDL frontend for Yosys☆104Updated 8 years ago
- Swapforth is a cross-platform ANS Forth☆295Updated last year
- The Zylin ZPU☆244Updated 10 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆310Updated 2 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆447Updated 4 years ago
- Spacecraft Multicore Emulator Based on Leon 3 Sparc V8 architecture processor☆52Updated 6 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- A book on using the Spartan 3E FPGA with VHDL, using the Papilio One or Digilent Basys2 boards☆270Updated 11 years ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆204Updated 3 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆411Updated last month
- A 32-bit RISC-V processor for mriscv project☆59Updated 8 years ago
- ☆387Updated 7 years ago
- A (Py)thon (D)SL for (G)enerating (In)struction set simulators.☆167Updated 7 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆337Updated 2 weeks ago
- The J1 CPU☆171Updated 5 years ago
- The Kestrel is a family of home-made computers, built as much as possible on open-source technology, and supporting as much as possible t…☆188Updated 4 years ago
- Parallella board design files☆420Updated 3 years ago
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆65Updated 2 years ago