inforichland / freezing-spiceView external linksLinks
A pipelined RISCV implementation in VHDL
☆96Nov 19, 2018Updated 7 years ago
Alternatives and similar repositories for freezing-spice
Users that are interested in freezing-spice are comparing it to the libraries listed below
Sorting:
- Useful set of library functions for VHDL☆47Nov 24, 2013Updated 12 years ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆60Jan 2, 2020Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- A vhdl package for reading and writing bitmap files.☆11Jan 9, 2018Updated 8 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Dec 24, 2020Updated 5 years ago
- RCA COSMAC CDP1802 functional equivalent CPU core in VHDL☆26Jan 7, 2018Updated 8 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- ☆14Sep 23, 2020Updated 5 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- Yet Another Forth Core...☆72Aug 28, 2014Updated 11 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- public domain tools for FPGAs☆332Feb 7, 2017Updated 9 years ago
- A collection of compiler, emulator and microkernel tools.☆258Jan 24, 2020Updated 6 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Jul 22, 2021Updated 4 years ago
- A minimal makefile build environment for Xilinx FPGAs☆22Aug 23, 2021Updated 4 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Jun 6, 2021Updated 4 years ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 8 years ago
- An Oberon-2 LLVM front-end☆23Sep 27, 2014Updated 11 years ago
- VHDL-2008 Support Library☆59Oct 11, 2016Updated 9 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 4 years ago
- Parallella board design files☆421Feb 12, 2022Updated 4 years ago
- ☆20May 8, 2012Updated 13 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆417Feb 10, 2026Updated last week
- VHDL compiler and simulator☆774Updated this week
- Verilog clone of YM2149☆43Feb 1, 2025Updated last year
- Pipelined DCPU-16 Verilog Implementation☆42May 30, 2012Updated 13 years ago
- eXokernel Development Kit for Linux☆14Jan 6, 2017Updated 9 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- Firmware for Xilinx Platform Cable 1 USB Jtag adapter☆10Jul 24, 2016Updated 9 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last week
- Library of VHDL components that are useful in larger designs.☆242Oct 10, 2023Updated 2 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Jul 11, 2024Updated last year
- Micro Lisp Implementation in C☆11May 22, 2013Updated 12 years ago
- System-on-a-Chip for FPGA, with xr16 RISC core and LCC port☆12Jul 23, 2017Updated 8 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Real-Time 3D Texture Bump Reflection Mapping on a Mask. 16-bit DOS, Demo Scene 1997☆14Dec 15, 2014Updated 11 years ago