A Verilog Synthesis Regression Test
☆39Jan 19, 2026Updated 5 months ago
Alternatives and similar repositories for VlogHammer
Users that are interested in VlogHammer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 8 months ago
- A padring generator for ASICs☆26May 17, 2023Updated 3 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Project Trellis database☆13Sep 15, 2025Updated 9 months ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- (System)Verilog to Chisel translator☆121May 20, 2022Updated 4 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- FPGA Assembly (FASM) Parser and Generator☆102Jul 25, 2022Updated 3 years ago
- Project X-Ray Database: XC7 Series☆76Dec 14, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆121May 14, 2025Updated last year
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆25Jan 27, 2023Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Jun 22, 2026Updated 2 weeks ago
- n-wise coverage tool for combinatorial testing☆11Sep 7, 2019Updated 6 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆525Jun 23, 2026Updated 2 weeks ago
- Mutation Cover with Yosys (MCY)☆95Jun 2, 2026Updated last month
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆464Jul 1, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆379Jul 1, 2026Updated last week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- Tools for reasoning about circuits in Rosette/Racket 🔌☆20Feb 1, 2025Updated last year
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 4 years ago
- ☆13Sep 30, 2020Updated 5 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- R package providing Asio C++ library header files☆13Apr 24, 2026Updated 2 months ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 6 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,245Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 10 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- An advanced automated reasoning tool for memory consistency model specifications.☆25Dec 6, 2021Updated 4 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated last year