A Verilog Synthesis Regression Test
☆40Jan 19, 2026Updated 9 months ago
Alternatives and similar repositories for VlogHammer
Users that are interested in VlogHammer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Collection of test cases for Yosys☆18Jan 4, 2022Updated 4 years ago
- Yosys Plugins☆23Jul 16, 2019Updated 7 years ago
- GUI for SymbiYosys☆19Aug 4, 2026Updated 3 months ago
- A padring generator for ASICs☆27May 17, 2023Updated 3 years ago
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A collection of big designs to run post-synthesis simulations with yosys☆52Oct 27, 2015Updated 11 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 6 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆14Jun 21, 2026Updated 4 months ago
- Project Trellis database☆16Oct 12, 2026Updated 3 weeks ago
- ☆18Sep 2, 2020Updated 6 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆125May 14, 2025Updated last year
- FPGA Assembly (FASM) Parser and Generator☆103Jul 25, 2022Updated 4 years ago
- (System)Verilog to Chisel translator☆125May 20, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆14Sep 28, 2022Updated 4 years ago
- Project X-Ray Database: XC7 Series☆80Dec 14, 2021Updated 4 years ago
- ☆15Oct 24, 2019Updated 7 years ago
- ☆16Sep 14, 2020Updated 6 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆405Updated this week
- Mutation Cover with Yosys (MCY)☆103Oct 13, 2026Updated 3 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆478Updated this week
- Small footprint and configurable Inter-Chip communication cores☆68Updated this week
- Alliance VLSI CAD Tools (LIP6)☆24Aug 28, 2026Updated 2 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- Tools for reasoning about circuits in Rosette/Racket 🔌☆20Feb 1, 2025Updated last year
- ICSE 2025: Fuzzing MLIR compilers with Custom Mutation Synthesis☆15Jul 22, 2025Updated last year
- ☆13Sep 30, 2020Updated 6 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆561Updated this week
- n-wise coverage tool for combinatorial testing☆11Sep 7, 2019Updated 7 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- FPGA tool performance profiling☆108Feb 24, 2024Updated 2 years ago
- uIP 0.9 PicoSoC/PicoRV32 port☆11Apr 7, 2018Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,281Updated this week
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆21Jul 25, 2023Updated 3 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- Equivalence checking with Yosys☆68Oct 27, 2026Updated last week
- CVC4 is an efficient open-source automatic theorem prover for satisfiability modulo theories (SMT) problems.☆23May 6, 2021Updated 5 years ago
- Course material for "Automation of Logical Reasoning"☆10May 26, 2025Updated last year
- A scala based simulator for circuits described by a LoFirrtl file☆51Jan 12, 2023Updated 3 years ago