A Verilog Synthesis Regression Test
☆37Jan 19, 2026Updated last month
Alternatives and similar repositories for VlogHammer
Users that are interested in VlogHammer are comparing it to the libraries listed below
Sorting:
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- ☆10Apr 8, 2021Updated 4 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆23Jan 27, 2023Updated 3 years ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- FPGA Assembly (FASM) Parser and Generator☆99Jul 25, 2022Updated 3 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated 2 weeks ago
- ☆20Mar 1, 2021Updated 5 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆364Updated this week
- An advanced automated reasoning tool for memory consistency model specifications.☆25Dec 6, 2021Updated 4 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Project X-Ray Database: XC7 Series☆74Dec 14, 2021Updated 4 years ago
- Project Trellis database☆14Sep 15, 2025Updated 5 months ago
- DINAMITE LLVM Pass☆11May 24, 2017Updated 8 years ago
- Not Another Range Library☆39Mar 9, 2014Updated 12 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- RTLMeter benchmark suite☆29Updated this week
- Interesting papers☆11Jun 22, 2024Updated last year
- n-wise coverage tool for combinatorial testing☆11Sep 7, 2019Updated 6 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- ☆13Feb 13, 2026Updated 3 weeks ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆496Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Mar 2, 2026Updated last week
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago