YosysHQ / VlogHammerLinks
A Verilog Synthesis Regression Test
☆37Updated last year
Alternatives and similar repositories for VlogHammer
Users that are interested in VlogHammer are comparing it to the libraries listed below
Sorting:
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Mutation Cover with Yosys (MCY)☆88Updated last week
- Collection of test cases for Yosys☆17Updated 3 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- OpenFPGA☆33Updated 7 years ago
- ☆27Updated 8 months ago
- A time-predictable processor for mixed-criticality systems☆58Updated 11 months ago
- IRSIM switch-level simulator for digital circuits☆34Updated 6 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated last month
- A padring generator for ASICs☆25Updated 2 years ago
- ☆23Updated 5 months ago
- Demo SoC for SiliconCompiler.☆61Updated 2 weeks ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- A library and command-line tool for querying a Verilog netlist.☆28Updated 3 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- PicoRV☆43Updated 5 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month