Unified RISC-V Access Platform project repository
☆22Mar 18, 2026Updated this week
Alternatives and similar repositories for uap
Users that are interested in uap are comparing it to the libraries listed below
Sorting:
- Scalable Interface for RISC-V ISA Extensions☆23Updated this week
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- Mach kernel from 1986☆18Aug 8, 2019Updated 6 years ago
- Logic circuit analysis and optimization☆46Feb 2, 2026Updated last month
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆249Mar 13, 2026Updated last week
- Realtime audio DSP on the ZyBo☆10Jan 25, 2016Updated 10 years ago
- Panduza Python Client☆11Dec 18, 2024Updated last year
- Unified open-source repository for OmniXtend protocol implementations in C, Verilog, and Chisel, supporting host and memory roles.☆17Sep 3, 2025Updated 6 months ago
- this folder contains different algorithms implemented on FPGA☆10Dec 30, 2023Updated 2 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for arc…☆12Feb 10, 2026Updated last month
- Vector Bazel Rules and Toolchains☆15Mar 2, 2026Updated 2 weeks ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- Acconeer's A121 Rust Bindings☆21Feb 15, 2026Updated last month
- ☆11May 21, 2023Updated 2 years ago
- Port of LMMS plugins to LV2☆31Oct 2, 2013Updated 12 years ago
- PYNQ for Zybo board☆13Jan 30, 2026Updated last month
- ☆12Jul 21, 2022Updated 3 years ago
- KA9Q Network Operating System☆27Mar 6, 2025Updated last year
- Simulator for the pioneering TX-2 computer☆29Nov 13, 2025Updated 4 months ago
- Reflection API for SystemVerilog☆15Jun 5, 2025Updated 9 months ago
- ☆13Aug 22, 2022Updated 3 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆125Mar 6, 2026Updated 2 weeks ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated 2 months ago
- 🛠Robust SSH: auto-reconnect SSH session that preserves your running shell and command. Intuitive, no server-side setup, aimed at simplic…☆13Nov 14, 2025Updated 4 months ago
- ☆12Mar 1, 2021Updated 5 years ago
- Matlab tools for pathological voice analysis☆13May 12, 2023Updated 2 years ago
- OpenHW Group is a global, not-for-profit organization where hardware and software designers collaborate on open-source cores, IP, tools, …☆19Feb 24, 2026Updated 3 weeks ago
- The specification for the FIRRTL language☆63Mar 7, 2026Updated last week
- A reliable, real-time subsystem for the Carfield SoC☆19Dec 2, 2025Updated 3 months ago
- ☆15Nov 26, 2025Updated 3 months ago
- ☆16Oct 20, 2025Updated 5 months ago
- ST-Link V2 ITM trace utility☆25Apr 29, 2013Updated 12 years ago