Unified RISC-V Access Platform (UAP) project repository
☆27Jun 11, 2026Updated last month
Alternatives and similar repositories for uap
Users that are interested in uap are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CV32E40X Design-Verification environment☆16Jun 2, 2026Updated last month
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 8 months ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆285Updated this week
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Simple UVM environment for experimenting with Verilator.☆44Jul 2, 2026Updated 2 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆90Apr 1, 2026Updated 3 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆66Updated this week
- ☆18Jun 29, 2026Updated 3 weeks ago
- ☆24May 14, 2025Updated last year
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Updated this week
- ☆146Jun 8, 2026Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- ☆19Jan 13, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Panduza Python Client☆11Dec 18, 2024Updated last year
- ☆13May 11, 2026Updated 2 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆21Dec 1, 2023Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆55Jan 20, 2026Updated 6 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆622Jul 2, 2026Updated 2 weeks ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆17Jun 12, 2017Updated 9 years ago
- ☆22Sep 26, 2025Updated 9 months ago
- This repository is a workplace for COST Action Hackathon event on Federated Query over Knowledge Graphs which will happen on 25-27 April …☆11Jun 14, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆19Jul 4, 2025Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆134May 8, 2026Updated 2 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 7 months ago
- Qbox☆97Updated this week
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆25Mar 25, 2025Updated last year
- matrix-coprocessor for RISC-V☆36Feb 27, 2026Updated 4 months ago
- Linked Data Event Streams Server for Java☆13Dec 11, 2025Updated 7 months ago
- DNN Compiler for Heterogeneous SoCs☆71Jun 23, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated 2 years ago
- Realtime audio DSP on the ZyBo☆10Jan 25, 2016Updated 10 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- Flexible XNN Engine - reconfigurable accelerator prototype for CNNs and more!☆17Feb 20, 2026Updated 5 months ago
- Generic Register Interface (contains various adapters)☆141Jul 2, 2026Updated 2 weeks ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆16Jul 2, 2026Updated 2 weeks ago