asicguy / spacex_uartLinks
Project and presentation for SpaceX Application
☆14Updated 8 years ago
Alternatives and similar repositories for spacex_uart
Users that are interested in spacex_uart are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆41Updated 8 months ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- ☆39Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Verilog wishbone components☆118Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- SDRAM controller for MIPSfpga+ system☆24Updated 4 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆30Updated last year
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- Contains source code for sin/cos table verification using UVM☆20Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆17Updated last month
- I2C Master Verilog module☆34Updated 4 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- UART models for cocotb☆30Updated last month
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- USB Full Speed PHY☆46Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- ☆137Updated 10 months ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 7 years ago
- UART 16550 core☆37Updated 11 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- Universal Advanced JTAG Debug Interface☆16Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 7 months ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆17Updated 2 months ago
- ☆74Updated 3 years ago