Project and presentation for SpaceX Application
☆14Jul 21, 2017Updated 8 years ago
Alternatives and similar repositories for spacex_uart
Users that are interested in spacex_uart are comparing it to the libraries listed below
Sorting:
- Based heavily on zet.aluzina.org and Terasic DE0☆18Nov 29, 2019Updated 6 years ago
- A tool for modeling FSMs by VHDL or Verilog☆12Mar 12, 2026Updated last week
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- ☆11Jul 12, 2023Updated 2 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 6 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- SystemVerilog stuff and stuff.☆12Jun 2, 2016Updated 9 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆15Apr 11, 2025Updated 11 months ago
- This repo is for the Linkedin Learning course: Training Neural Networks in C++☆11Oct 24, 2023Updated 2 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆12Jan 15, 2022Updated 4 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- ☆14May 21, 2019Updated 6 years ago
- Automatically exported from code.google.com/p/pentevo☆10Jul 9, 2015Updated 10 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- Companion Material for the book: Building Embedded Systems - Programmable Hardware☆14Jun 6, 2016Updated 9 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- ☆13Apr 24, 2022Updated 3 years ago
- Advanced Programming for Computer Design Problems☆17Aug 28, 2021Updated 4 years ago
- Verilator open-source SystemVerilog simulator and lint system☆22Mar 13, 2026Updated last week
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Example code in vhdl to help starting new projects using FPGA devices.☆35Mar 13, 2023Updated 3 years ago
- Haskell dynamic RTS loader☆13Jun 24, 2016Updated 9 years ago
- ZeroMQ transport for distributed-process (aka Cloud Haskell)☆23Jun 7, 2016Updated 9 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- Aeon Lite - Open Source Reconfigurable Computer☆14Nov 13, 2017Updated 8 years ago
- Small footprint and configurable JESD204B core☆53Feb 11, 2026Updated last month
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- VGA signal generator designed for the Vectron 64 computer.☆19May 27, 2020Updated 5 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- ☆11Jan 27, 2025Updated last year
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 10 years ago
- Agda to C compiler☆10Sep 23, 2025Updated 5 months ago
- An implementation of the Update Monad and a 'Free' version from https://danelahman.github.io/papers/types13postproc.pdf☆13Oct 11, 2018Updated 7 years ago
- Practice exercises for SystemVerilog, UVM ..☆26Jun 7, 2020Updated 5 years ago
- ☆17Jan 6, 2024Updated 2 years ago
- "An Altruistic Processor", implemented in CLaSH (WARNING: incomplete code)☆13Mar 31, 2017Updated 8 years ago