Project and presentation for SpaceX Application
☆14Jul 21, 2017Updated 9 years ago
Alternatives and similar repositories for spacex_uart
Users that are interested in spacex_uart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A tool for creating HDL-Schematics☆10Jul 24, 2026Updated 3 months ago
- Common SystemVerilog RTL modules for RgGen☆16Oct 14, 2026Updated 2 weeks ago
- Based heavily on zet.aluzina.org and Terasic DE0☆18Nov 29, 2019Updated 6 years ago
- ☆11Jul 12, 2023Updated 3 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A tool for modeling FSMs by VHDL or Verilog☆15Updated this week
- Apple IIe clone/replica☆11Feb 12, 2026Updated 8 months ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 12 years ago
- A few tools for doing video processing on the Zybo FPGA board using VHDL☆11Jun 6, 2017Updated 9 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 7 years ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 8 months ago
- ☆13Aug 12, 2022Updated 4 years ago
- Репозиторий канала Verification For All☆16Oct 4, 2026Updated 3 weeks ago
- ☆13May 21, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆13Jan 15, 2022Updated 4 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Oct 13, 2026Updated 2 weeks ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 7 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆39May 7, 2024Updated 2 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- This repo is for the Linkedin Learning course: Training Neural Networks in C++☆14Oct 24, 2023Updated 3 years ago
- Automatically exported from code.google.com/p/pentevo☆10Jul 9, 2015Updated 11 years ago
- SystemVerilog stuff and stuff.☆12Jun 2, 2016Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Command line utility for DOS to view/modify PCI configuration registers☆13Mar 31, 2024Updated 2 years ago
- Companion Material for the book: Building Embedded Systems - Programmable Hardware☆15Jun 6, 2016Updated 10 years ago
- ☆13Apr 24, 2022Updated 4 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- ☆14Aug 21, 2016Updated 10 years ago
- ☆12Sep 24, 2026Updated last month
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Haskell dynamic RTS loader☆13Jun 24, 2016Updated 10 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Advanced Programming for Computer Design Problems☆17Aug 28, 2021Updated 5 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 9 years ago
- A Python package for creating and solving constrained randomization problems.☆20Oct 16, 2026Updated last week
- Generate UVM register model from compiled SystemRDL input☆62Nov 25, 2025Updated 11 months ago
- CP/M system sources for the "Quorum", one of Russian clones of ZX Spectrum☆16Sep 17, 2019Updated 7 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- I2C Slave☆14Jul 17, 2014Updated 12 years ago