asicguy/spacex_uart external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

asicguy/spacex_uart

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/asicguy/spacex_uart)

Close

asicguy / spacex_uartView on GitHubMore

• External links
• Readme badge

Project and presentation for SpaceX Application

☆14Jul 21, 2017Updated 8 years ago

Alternatives and similar repositories for spacex_uart

Users that are interested in spacex_uart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• donnaware / ZBC---The-Zero-Board-Computer

  View on GitHub
  Based heavily on zet.aluzina.org and Terasic DE0
  ☆18Nov 29, 2019Updated 6 years ago
• rggen / rggen-sv-rtl

  View on GitHub
  Common SystemVerilog RTL modules for RgGen
  ☆16Feb 5, 2026Updated 4 months ago
• matthiasschweikart / HDL-FSM-Editor

  View on GitHub
  A tool for modeling FSMs by VHDL or Verilog
  ☆14Updated this week
• dcblack / logscan

  View on GitHub
  Log file scanner used with EDA tools to classify errors and warnings
  ☆13Nov 14, 2022Updated 3 years ago
• nrot / WaveGen

  View on GitHub
  ☆11Jul 12, 2023Updated 2 years ago
• GPU virtual machines on DigitalOcean Gradient AI • Ad
  Get to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
• serge0699 / verif_elective_miet

  View on GitHub
  Репозиторий факультатива по функциональной верификации НИУ МИЭТ
  ☆19Aug 24, 2024Updated last year
• freecores / bluespec-h264

  View on GitHub
  Bluespec H.264 Decoder
  ☆12Jul 17, 2014Updated 11 years ago
• Yongxiang-Guo / Verilog_uart_dac902

  View on GitHub
  适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号
  ☆10Jul 10, 2019Updated 6 years ago
• whik / UART_Demo_Verilog

  View on GitHub
  基于Verilog实现的串口发送程序，带奇偶校验位。
  ☆12Aug 23, 2019Updated 6 years ago
• BrianHGinc / Verilog-RS232-Synch-UART-RS232-Debugger-and-PC-host-RS232-Hex-editor

  View on GitHub
  Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.
  ☆12Jan 15, 2022Updated 4 years ago
• Digilent / axi4lite_ip_gen

  View on GitHub
  Generates simple AXI4-lite IP for use in Vivado from register specifications
  ☆16Apr 11, 2025Updated last year
• hanwckf / linux-rk3328-box

  View on GitHub
  ☆13May 21, 2019Updated 7 years ago
• nedopc / zxevo

  View on GitHub
  Automatically exported from code.google.com/p/pentevo
  ☆10Jul 9, 2015Updated 10 years ago
• ZiyangYE / General-Slow-DDR3-Interface

  View on GitHub
  A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
  ☆38May 7, 2024Updated 2 years ago
• Serverless GPU API endpoints on Runpod - Get Bonus Credits • Ad
  Skip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
• PulseRain / Embedded

  View on GitHub
  Companion Material for the book: Building Embedded Systems - Programmable Hardware
  ☆14Jun 6, 2016Updated 10 years ago
• makararasi / UVM_AXI4-Stream

  View on GitHub
  ☆13Apr 24, 2022Updated 4 years ago
• antmicro / verilator

  View on GitHub
  Verilator open-source SystemVerilog simulator and lint system
  ☆25Updated this week
• pwsoft / fpga_examples

  View on GitHub
  Example code in vhdl to help starting new projects using FPGA devices.
  ☆35Mar 13, 2023Updated 3 years ago
• DanielG / rts-loader

  View on GitHub
  Haskell dynamic RTS loader
  ☆13Jun 24, 2016Updated 10 years ago
• tweag / network-transport-zeromq

  View on GitHub
  ZeroMQ transport for distributed-process (aka Cloud Haskell)
  ☆24Jun 7, 2016Updated 10 years ago
• enjoy-digital / litejesd204b

  View on GitHub
  Small footprint and configurable JESD204B core
  ☆55Jun 22, 2026Updated last week
• freecores / an-fpga-implementation-of-low-latency-noc-based-mpsoc

  View on GitHub
  NoC based MPSoC
  ☆11Jul 17, 2014Updated 11 years ago
• nickbild / vectron_vga

  View on GitHub
  VGA signal generator designed for the Vectron 64 computer.
  ☆19May 27, 2020Updated 6 years ago
• Managed Database hosting by DigitalOcean • Ad
  PostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
• shalan / QSPI_XIP_CTRL_DMC

  View on GitHub
  Quad SPI Flash XIP Controller with a direct mapped cache
  ☆12Dec 9, 2020Updated 5 years ago
• ptracton / UART_ECHO

  View on GitHub
  Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.
  ☆13May 5, 2015Updated 11 years ago
• FPGA-InsideOut / hdlgadgets

  View on GitHub
  human-in-the-loop HDL training tool
  ☆44Feb 27, 2024Updated 2 years ago
• lawcho / agda2c

  View on GitHub
  Agda to C compiler
  ☆10Sep 23, 2025Updated 9 months ago
• SamuelSchlesinger / generic-match

  View on GitHub
  An implementation of first-class pattern matches in Haskell.
  ☆13Feb 25, 2026Updated 4 months ago
• freecores / i2cslave

  View on GitHub
  I2C Slave
  ☆14Jul 17, 2014Updated 11 years ago
• expipiplus1 / clash-wavedrom

  View on GitHub
  ☆18Jan 6, 2024Updated 2 years ago
• tsung-wei-huang / ece6960-heterogeneous-programming

  View on GitHub
  Heterogeneous Programming
  ☆18Apr 24, 2023Updated 3 years ago
• thoughtpolice / claap

  View on GitHub
  "An Altruistic Processor", implemented in CLaSH (WARNING: incomplete code)
  ☆13Mar 31, 2017Updated 9 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• alexanderk23 / ayx

  View on GitHub
  AYX-32: Precise AY/YM chip HW emulator with lots of additional features (DIP28 version)
  ☆16Jun 12, 2019Updated 7 years ago
• zymos / cpu-db

  View on GitHub
  A database of CPUs, MCUs, DSPs, FPUs and ALUs
  ☆20May 12, 2023Updated 3 years ago
• shalan / MS_QSPI_XIP_CACHE

  View on GitHub
  AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP
  ☆17Nov 9, 2023Updated 2 years ago
• mysterywolf / Qfplib-M0-full

  View on GitHub
  A free, fast and compact ARM Cortex-M0 floating-point library
  ☆17May 26, 2021Updated 5 years ago
• uve-project / uve

  View on GitHub
  Unified Verification Environment
  ☆17Jan 17, 2017Updated 9 years ago
• glaebhoerl / simplecompiler

  View on GitHub
  used to be something more ambitious, cut scope to just a simple compiler for thesis project
  ☆17Jan 14, 2019Updated 7 years ago
• spark2k06 / next186lite_graphics_gremlin

  View on GitHub
  Next186 PC-XT with Graphics Gremlin
  ☆16Aug 21, 2022Updated 3 years ago