Project and presentation for SpaceX Application
☆14Jul 21, 2017Updated 9 years ago
Alternatives and similar repositories for spacex_uart
Users that are interested in spacex_uart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 5 months ago
- A tool for modeling FSMs by VHDL or Verilog☆14Updated this week
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- Based heavily on zet.aluzina.org and Terasic DE0☆18Nov 29, 2019Updated 6 years ago
- ☆11Jul 12, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Aug 12, 2022Updated 3 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 12 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 7 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆17Feb 3, 2026Updated 5 months ago
- SystemVerilog stuff and stuff.☆12Jun 2, 2016Updated 10 years ago
- Репозиторий канала Verification For All☆15May 27, 2026Updated last month
- ☆13Apr 24, 2022Updated 4 years ago
- This repo is for the Linkedin Learning course: Training Neural Networks in C++☆13Oct 24, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆12Jan 15, 2022Updated 4 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- OpenSoC Fabric - A Network-On-Chip Generator☆17Jun 12, 2017Updated 9 years ago
- ☆13May 21, 2019Updated 7 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- Automatically exported from code.google.com/p/pentevo☆10Jul 9, 2015Updated 11 years ago
- Companion Material for the book: Building Embedded Systems - Programmable Hardware☆15Jun 6, 2016Updated 10 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Verilator open-source SystemVerilog simulator and lint system☆25Updated this week
- Advanced Programming for Computer Design Problems☆17Aug 28, 2021Updated 4 years ago
- A Wireless Network Simulator developed in Python 📡☆16Aug 22, 2020Updated 5 years ago
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- ☆12May 31, 2026Updated last month
- Example code in vhdl to help starting new projects using FPGA devices.☆35Mar 13, 2023Updated 3 years ago
- Haskell dynamic RTS loader☆13Jun 24, 2016Updated 10 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Aeon Lite - Open Source Reconfigurable Computer☆14Nov 13, 2017Updated 8 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated last year
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- Small footprint and configurable JESD204B core☆56Jun 22, 2026Updated 3 weeks ago
- Fortran for Economists☆10Feb 16, 2024Updated 2 years ago
- Import and export IP-XACT XML register models☆38Nov 5, 2025Updated 8 months ago