Project and presentation for SpaceX Application
☆14Jul 21, 2017Updated 8 years ago
Alternatives and similar repositories for spacex_uart
Users that are interested in spacex_uart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Based heavily on zet.aluzina.org and Terasic DE0☆18Nov 29, 2019Updated 6 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 2 months ago
- A tool for modeling FSMs by VHDL or Verilog☆12Apr 24, 2026Updated last week
- ☆11Jul 12, 2023Updated 2 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧,控制DA输出相应正弦信号☆10Jul 10, 2019Updated 6 years ago
- SystemVerilog stuff and stuff.☆12Jun 2, 2016Updated 9 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- ☆13May 21, 2019Updated 6 years ago
- Automatically exported from code.google.com/p/pentevo☆10Jul 9, 2015Updated 10 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Companion Material for the book: Building Embedded Systems - Programmable Hardware☆14Jun 6, 2016Updated 9 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- ☆13Apr 24, 2022Updated 4 years ago
- Advanced Programming for Computer Design Problems☆17Aug 28, 2021Updated 4 years ago
- Verilator open-source SystemVerilog simulator and lint system☆23Apr 24, 2026Updated last week
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Example code in vhdl to help starting new projects using FPGA devices.☆35Mar 13, 2023Updated 3 years ago
- Haskell dynamic RTS loader☆13Jun 24, 2016Updated 9 years ago
- ZeroMQ transport for distributed-process (aka Cloud Haskell)☆23Jun 7, 2016Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- Aeon Lite - Open Source Reconfigurable Computer☆14Nov 13, 2017Updated 8 years ago
- Small footprint and configurable JESD204B core☆54Feb 11, 2026Updated 2 months ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- VGA signal generator designed for the Vectron 64 computer.☆19May 27, 2020Updated 5 years ago
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 5 months ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- ☆11Jan 27, 2025Updated last year
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- An implementation of the Update Monad and a 'Free' version from https://danelahman.github.io/papers/types13postproc.pdf☆13Oct 11, 2018Updated 7 years ago
- An implementation of first-class pattern matches in Haskell.☆13Feb 25, 2026Updated 2 months ago
- I2C Slave