maltanar / spmv-vector-cache
A Vector Caching Scheme for Streaming FPGA SpMV Accelerators
☆10Updated 9 years ago
Related projects: ⓘ
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆17Updated 5 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆13Updated 9 years ago
- ☆22Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆26Updated last year
- Papers, Posters, Presentations, Documentation...☆18Updated 8 months ago
- Domain-Specific Architecture Generator 2☆20Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆13Updated 4 years ago
- A Dataflow library for graph analytics acceleration☆13Updated 8 years ago
- Graph accelerator on FPGAs and ASICs☆11Updated 6 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆44Updated 7 years ago
- ☆21Updated 5 months ago
- ☆31Updated 3 years ago
- ☆17Updated 6 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆14Updated 4 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- Documentation for the entire CGRAFlow☆17Updated 3 years ago
- DASS HLS Compiler☆26Updated 11 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆21Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆41Updated 3 years ago
- ☆17Updated last year
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆10Updated 6 months ago
- ☆11Updated last month
- ordspecsim: The Swarm architecture simulator☆23Updated last year
- CNN accelerator☆26Updated 7 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year