maltanar / spmv-vector-cacheLinks
A Vector Caching Scheme for Streaming FPGA SpMV Accelerators
☆10Updated 10 years ago
Alternatives and similar repositories for spmv-vector-cache
Users that are interested in spmv-vector-cache are comparing it to the libraries listed below
Sorting:
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- ☆36Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆19Updated 6 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- ☆24Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆52Updated 8 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆17Updated 5 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated this week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 3 months ago
- corundum work on vu13p☆19Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆30Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆11Updated 9 years ago
- ☆22Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- ☆35Updated 6 months ago
- DASS HLS Compiler☆29Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- A graph linear algebra overlay☆51Updated 2 years ago