ucb-bar / ccbenchLinks
Memory System Microbenchmarks
☆62Updated 2 years ago
Alternatives and similar repositories for ccbench
Users that are interested in ccbench are comparing it to the libraries listed below
Sorting:
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- ☆19Updated 5 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated 8 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆41Updated 3 weeks ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆38Updated 2 months ago
- ☆32Updated 5 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 3 years ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆83Updated last year
- A wrapper for the SPEC CPU2006 benchmark suite.☆89Updated 4 years ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆18Updated 4 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- a Pin tool for collecting microarchitecture-independent workload characteristics☆60Updated last year
- ☆13Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆62Updated 3 months ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆26Updated 10 years ago
- gem5 configuration for intel's skylake micro-architecture☆48Updated 3 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- ☆91Updated last year
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 5 years ago
- The Splash-3 benchmark suite☆44Updated 2 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- DRAM Bank-Aware Kernel Memory Allocator☆42Updated 4 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 5 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆102Updated 2 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆34Updated 2 weeks ago