Memory System Microbenchmarks
☆65Feb 9, 2023Updated 3 years ago
Alternatives and similar repositories for ccbench
Users that are interested in ccbench are comparing it to the libraries listed below
Sorting:
- A tool for measuring the cache-coherence latencies of a processor (i.e., the latencies of loads, stores, CAS, FAI, TAS, and SWAP).☆80Mar 19, 2022Updated 4 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 8 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Nov 6, 2019Updated 6 years ago
- Bioinformatics benchmarking package, based on the original BioBench developed by Albayraktaroglu et al, 2005☆13Dec 13, 2018Updated 7 years ago
- The implementation of HawkEye, our research system: "HawkEye: Efficient Fine-grained OS Support for Huge Pages" from ASPLOS 2019.☆21Aug 5, 2021Updated 4 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Oct 9, 2020Updated 5 years ago
- ☆33Apr 8, 2020Updated 5 years ago
- GeST (Generating Stress-Tests) is a Genetic Algorithm framework for automatic hardware stress-test generation. Related scientific publica…☆14May 7, 2019Updated 6 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- ☆12Sep 18, 2024Updated last year
- ☆10Sep 15, 2023Updated 2 years ago
- BLAS OpenCL implementation.☆16Apr 8, 2015Updated 10 years ago
- Hodor-PKU☆26Sep 14, 2021Updated 4 years ago
- Microprobe: Microbenchmark generation framework☆25Feb 5, 2026Updated last month
- A Benchmark Toolkit for Assembly Instructions Using the LLVM JIT☆17Oct 26, 2020Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- Measure instruction latency and throughput☆31Sep 2, 2025Updated 6 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Apr 11, 2023Updated 2 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Apr 4, 2024Updated last year
- Hardware performance counter tool for Windows OS☆18Sep 4, 2018Updated 7 years ago
- World championship code for Graph500☆26Feb 24, 2024Updated 2 years ago
- PIN-tool to produce multi-threaded atomic memory traces☆37Oct 22, 2013Updated 12 years ago
- ☆16Nov 26, 2020Updated 5 years ago
- System-on-Chip Interconnection Network - Simulation Environment (front-end)☆15Oct 5, 2023Updated 2 years ago
- A low-overhead tool to periodically collect system-wide hardware performance counters on Intel64 systems.☆32Aug 2, 2022Updated 3 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- Instanciate the Cache Aware Roofline Model on single socket and multisocket systems.☆27Feb 22, 2019Updated 7 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Post-Silicon Validation Tool based on REVERSI☆12Dec 10, 2025Updated 3 months ago
- Hardware design with Chisel☆35Feb 9, 2023Updated 3 years ago
- Splash 2 Benchmarks☆21Oct 29, 2014Updated 11 years ago
- MapReduce for multi-core☆50Sep 16, 2013Updated 12 years ago
- ☆17Oct 10, 2023Updated 2 years ago
- DAMON user-space tool☆164Sep 5, 2024Updated last year
- ☆13Mar 29, 2019Updated 6 years ago