khaki3 / ptxas-wrapper
A Symbolic Emulator for Shuffle Synthesis on the NVIDIA PTX Code
☆15Updated 2 years ago
Alternatives and similar repositories for ptxas-wrapper
Users that are interested in ptxas-wrapper are comparing it to the libraries listed below
Sorting:
- ☆41Updated last week
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- A simple profiler to count Nvidia PTX assembly instructions of OpenCL/SYCL/CUDA kernels for roofline model analysis.☆50Updated last month
- ☆51Updated 5 years ago
- ☆33Updated 3 years ago
- Matrix multiplication on GPUs for matrices stored on a CPU. Similar to cublasXt, but ported to both NVIDIA and AMD GPUs.☆32Updated last month
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆19Updated last year
- LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…☆15Updated last year
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆39Updated 3 years ago
- Custom-Precision Floating-point numbers.☆36Updated 4 months ago
- LLVM/MLIR based compiler instrumentation of AMD GPU kernels☆18Updated 2 weeks ago
- ☆54Updated 5 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated 7 months ago
- cuASR: CUDA Algebra for Semirings☆35Updated 2 years ago
- ☆15Updated last year
- ☆21Updated 3 years ago
- SYCL Reference Manual☆27Updated last year
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆15Updated 5 years ago
- AI Accelerators-SC23-tutorial Repository☆11Updated last year
- A memory profiler for NVIDIA GPUs to explore memory inefficiencies in GPU-accelerated applications.☆25Updated 7 months ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Updated 3 years ago
- ☆17Updated last year
- ☆23Updated last week
- A minimal (really) out-of-tree MLIR example☆44Updated last week
- CUDA Dynamic Memory Allocator for SOA Data Layout☆35Updated 3 years ago
- Example for running IREE in a bare-metal Arm environment.☆33Updated 2 months ago
- CUDAAdvisor: a GPU profiling tool☆49Updated 6 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago