fpgasystems / fpga-hyperloglogLinks
FPGA-based HyperLogLog Accelerator
☆12Updated 4 years ago
Alternatives and similar repositories for fpga-hyperloglog
Users that are interested in fpga-hyperloglog are comparing it to the libraries listed below
Sorting:
- Memory consistency modelling using Alloy☆29Updated 4 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 5 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- Floating point modules for CHISEL☆32Updated 10 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- Wrapper for ETH Ariane Core☆20Updated 2 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- FPGA synthesis tool powered by program synthesis☆48Updated 2 weeks ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- ☆11Updated 3 years ago
- A multicore microprocessor test harness for measuring interference☆14Updated 5 years ago
- ☆40Updated 3 years ago
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆13Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 8 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆13Updated 3 years ago
- Xilinx Modifications to Halide☆13Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆25Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- Example for running IREE in a bare-metal Arm environment.☆33Updated 3 months ago
- ☆24Updated 4 years ago
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆21Updated 5 years ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- A Hardware Pipeline Description Language☆44Updated last year
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 6 months ago