fpgasystems / fpga-hyperloglogLinks
FPGA-based HyperLogLog Accelerator
☆12Updated 5 years ago
Alternatives and similar repositories for fpga-hyperloglog
Users that are interested in fpga-hyperloglog are comparing it to the libraries listed below
Sorting:
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 5 years ago
- ☆35Updated 4 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Updated last month
- HW/SW co-designed end-host RPC stack☆20Updated 4 years ago
- SmartNIC☆14Updated 6 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated last month
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- Networking Template Library for Vivado HLS☆29Updated 5 years ago
- ☆15Updated 5 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- ☆20Updated 4 years ago
- ☆30Updated 6 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆16Updated 3 years ago
- Towards Hardware and Software Continuous Integration☆13Updated 5 years ago
- ☆24Updated 4 years ago
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- Tutorial Material from the SST Team☆25Updated 3 months ago
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆15Updated 6 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆14Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆31Updated 9 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆22Updated 4 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 11 months ago
- ☆13Updated 3 years ago
- ☆13Updated 10 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago