fpgasystems / fpga-hyperloglog
FPGA-based HyperLogLog Accelerator
☆12Updated 4 years ago
Alternatives and similar repositories for fpga-hyperloglog:
Users that are interested in fpga-hyperloglog are comparing it to the libraries listed below
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Memory consistency modelling using Alloy☆28Updated 4 years ago
- A Rocket-based RISC-V superscalar in-order core☆29Updated 3 months ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆30Updated 8 months ago
- A Language for Closed-form High-level ARchitecture Modeling☆19Updated 4 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated last month
- A multicore microprocessor test harness for measuring interference☆14Updated 4 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- Wrapper for ETH Ariane Core☆19Updated 5 months ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- ☆40Updated 3 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- ☆27Updated 5 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆31Updated last month
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆12Updated 2 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆20Updated last week
- Chisel library for Unum Type-III Posit Arithmetic☆36Updated 9 months ago
- Example for running IREE in a bare-metal Arm environment.☆26Updated 2 weeks ago
- ☆15Updated 3 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆15Updated 4 years ago
- Manythread RISC-V overlay for FPGA clusters☆35Updated 2 years ago
- FPGA synthesis tool powered by program synthesis☆38Updated 2 months ago
- doppioDB - A hardware accelerated database☆48Updated 7 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated last year
- Netrace: a network packet trace reader☆12Updated 10 years ago
- ☆15Updated last year
- A home for Genesis2 sources.☆39Updated last week
- A polyhedral compiler for hardware accelerators☆55Updated 6 months ago