fpgasystems / fpga-hyperloglogLinks
FPGA-based HyperLogLog Accelerator
☆12Updated 5 years ago
Alternatives and similar repositories for fpga-hyperloglog
Users that are interested in fpga-hyperloglog are comparing it to the libraries listed below
Sorting:
- ETHZ Heterogeneous Accelerated Compute Cluster.☆36Updated 4 months ago
- ☆13Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- SmartNIC☆14Updated 6 years ago
- ☆34Updated 4 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated last week
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 8 months ago
- ☆21Updated 5 months ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆29Updated 3 years ago
- Tutorial Material from the SST Team☆21Updated this week
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- ☆30Updated 6 years ago
- ☆19Updated 4 years ago
- ☆23Updated 3 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 6 months ago
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆14Updated 3 years ago
- ☆13Updated 10 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- HW/SW co-designed end-host RPC stack☆20Updated 3 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆10Updated 9 years ago
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆15Updated 6 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated 10 months ago
- ☆24Updated 4 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- VASim is a virtual homogeneous non-deterministic finite automata automata simulator and transformation tool. VASim can parse, transform, …☆36Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago