fpgasystems / fpga-hyperloglogLinks
FPGA-based HyperLogLog Accelerator
☆12Updated 5 years ago
Alternatives and similar repositories for fpga-hyperloglog
Users that are interested in fpga-hyperloglog are comparing it to the libraries listed below
Sorting:
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Updated 5 years ago
- ☆36Updated 5 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 4 months ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Updated 4 months ago
- ☆30Updated 6 years ago
- SmartNIC☆14Updated 7 years ago
- ☆14Updated 3 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆101Updated 7 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- Towards Hardware and Software Continuous Integration☆13Updated 5 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- ☆22Updated 11 months ago
- ☆10Updated 3 years ago
- HW/SW co-designed end-host RPC stack☆20Updated 4 years ago
- ☆20Updated last week
- A Hardware Pipeline Description Language☆49Updated 6 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- ☆24Updated 5 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- ☆13Updated 10 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Updated this week
- ☆14Updated 4 years ago
- Tutorial Material from the SST Team☆25Updated 6 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Updated last year
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆31Updated last year
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆25Updated last year
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆15Updated 6 years ago