absolutezero2730 / AXI_DMA_FIFOLinks
Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA
☆19Updated 6 years ago
Alternatives and similar repositories for AXI_DMA_FIFO
Users that are interested in AXI_DMA_FIFO are comparing it to the libraries listed below
Sorting:
- ☆16Updated 6 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆55Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- I2C controller core☆46Updated 2 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Verification IP for Watchdog☆11Updated 4 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Implementation of the PCIe physical layer☆43Updated last month
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- 基于FPGA的FFT☆18Updated 6 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Updated 8 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 6 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22Updated 2 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 10 years ago
- MIPI CSI-2 RX☆32Updated 3 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- configurable cordic core in verilog☆51Updated 10 years ago
- ☆36Updated 9 years ago