Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA
☆23May 20, 2019Updated 7 years ago
Alternatives and similar repositories for AXI_DMA_FIFO
Users that are interested in AXI_DMA_FIFO are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆19Oct 19, 2024Updated last year
- USB2.0 Verilog☆20Apr 21, 2019Updated 7 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 6 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year
- PolarDecoders implemented in Verilog. SC, SCL, CA-SCL and CA-PC-SCL are supported.☆10Sep 24, 2021Updated 4 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Sep 30, 2020Updated 5 years ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 6 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- ☆16Jan 9, 2022Updated 4 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆29Mar 3, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆14Nov 19, 2023Updated 2 years ago
- PYNQ-Z1 Compatible Python helper functions for AXI UARTLITE IP Core of Xilinx☆13Jun 16, 2021Updated 5 years ago
- git clone of http://code.google.com/p/axi-bfm/☆18May 21, 2013Updated 13 years ago
- UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform☆12Apr 15, 2014Updated 12 years ago
- CNN-to-FPGA-framework for small CNN, written in VHDL and Python☆24Jun 8, 2021Updated 5 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- Capture data from multiple ADCs concurrently using an FPGA. Stream the captured data out over ethernet + UDP. Tested on the Spartan 6 XC6…☆18Dec 10, 2016Updated 9 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆20Jul 22, 2021Updated 5 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆27Jun 1, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Polar Codes Implementation on Vhdl☆13Jun 4, 2016Updated 10 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆39Oct 25, 2020Updated 5 years ago
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆16Updated this week
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆37Sep 25, 2014Updated 11 years ago
- An Accelerator for Convolution layer designed with Vivado HLS.☆10Dec 4, 2020Updated 5 years ago
- Decode Audio files using Arduino☆15Aug 1, 2020Updated 6 years ago
- FFT generator using Chisel☆63Sep 26, 2021Updated 4 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆62Jun 23, 2021Updated 5 years ago
- Voice Activity Detector based on MFCC features and DNN model☆31Jul 3, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- Sparse MerkleTree implementation in Rust☆19Oct 16, 2019Updated 6 years ago
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆47Jun 7, 2017Updated 9 years ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆22Oct 17, 2022Updated 3 years ago
- ☆13Jun 14, 2026Updated last month
- AI Chip project☆34Jul 14, 2021Updated 5 years ago
- minimal code to access ps DDR from PL☆23Oct 18, 2019Updated 6 years ago