FilMarini / FPGA_CDR_coreLinks
FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz
☆19Updated 4 years ago
Alternatives and similar repositories for FPGA_CDR_core
Users that are interested in FPGA_CDR_core are comparing it to the libraries listed below
Sorting:
- USB 2.0 Device IP Core☆73Updated 8 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆81Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Updated 3 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆85Updated last year
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- Verilog SPI master and slave☆62Updated 10 years ago
- UART -> AXI Bridge☆69Updated 4 years ago
- DisplayPort IP-core☆83Updated last month
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 3 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆86Updated last year
- A collection of phase locked loop (PLL) related projects☆115Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- SDIO Device Verilog Core☆24Updated 7 years ago
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Updated 8 months ago
- Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。☆131Updated 2 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- Verilog Repository for GIT☆35Updated 4 years ago
- ☆80Updated 3 years ago
- ☆89Updated 8 years ago
- 国产VU13P加速卡资料☆82Updated 10 months ago
- Verilog wishbone components☆123Updated 2 years ago
- ☆28Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆95Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Updated 2 years ago