FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz
☆20Nov 15, 2021Updated 4 years ago
Alternatives and similar repositories for FPGA_CDR_core
Users that are interested in FPGA_CDR_core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic…☆12Jun 8, 2021Updated 5 years ago
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Jul 12, 2020Updated 6 years ago
- Build an CCD camera for astrophotography☆15Oct 16, 2023Updated 2 years ago
- A software-based small signal analysis tool for digital controlled power supplies and more☆19May 2, 2023Updated 3 years ago
- ☆14Feb 3, 2016Updated 10 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Support for zScale on Spartan6 FPGAs☆15Aug 3, 2015Updated 10 years ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- Flexible VHDL library☆197Jun 28, 2023Updated 3 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- Fullsearch based Motion Estimation Processor written in Verilog-HDL☆11Feb 19, 2017Updated 9 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- KASIRGA - GUN | RV32IMCX☆12Aug 14, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3☆15Mar 11, 2015Updated 11 years ago
- HDL components to build a customized Wishbone crossbar switch☆15May 30, 2019Updated 7 years ago
- fubarino.github.com☆15Mar 9, 2021Updated 5 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆22Nov 5, 2025Updated 8 months ago
- RFNoC out-of-tree module for a channelizer☆17Mar 14, 2018Updated 8 years ago
- Simple RISC-V RV32I CPU in VHDL for use in FPGA Designs☆19Sep 2, 2019Updated 6 years ago
- Crossplatform port of original Quake Remake mod with modern Xash3D FWGS build☆14Feb 10, 2025Updated last year
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 8 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆18Jan 21, 2026Updated 6 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Acceleration for an s-curve shaped speed☆12Jun 19, 2024Updated 2 years ago
- BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)☆13Nov 14, 2019Updated 6 years ago
- A ceiling mounted camera which looks around between defined points. Can detect and track a player character.☆14Mar 17, 2023Updated 3 years ago
- Example applications for UHD/RFNoC☆20Mar 8, 2022Updated 4 years ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 8 years ago
- AXI Stream UART (verilog)☆13Oct 3, 2019Updated 6 years ago
- ☆16Aug 9, 2023Updated 2 years ago
- ☆16Jan 8, 2024Updated 2 years ago
- Legacy Source Code for Dragino Yun firmware with ver 1.3.x☆16Jan 16, 2015Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- A JavaScript graph library☆10May 20, 2014Updated 12 years ago
- SocKit 1-wire (onewire) master☆19Aug 5, 2012Updated 13 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 2 years ago
- DOA 估计和自适应波束形成☆14Jun 17, 2019Updated 7 years ago
- Source Code for 'Arduino Applied: Comprehensive Projects for Everyday Electronics' by Neil Cameron☆13Aug 11, 2020Updated 5 years ago
- Contents from Solaris 8 Source Foundation☆11Oct 11, 2021Updated 4 years ago