FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz
☆20Nov 15, 2021Updated 4 years ago
Alternatives and similar repositories for FPGA_CDR_core
Users that are interested in FPGA_CDR_core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic…☆12Jun 8, 2021Updated 5 years ago
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Jul 12, 2020Updated 6 years ago
- ☆14Feb 3, 2016Updated 10 years ago
- Support for zScale on Spartan6 FPGAs☆15Aug 3, 2015Updated 11 years ago
- ☆10Jul 29, 2018Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Flexible VHDL library☆198Jun 28, 2023Updated 3 years ago
- Simple power switch using a push button. Push to turn on, hold to turn off.☆16Oct 11, 2024Updated last year
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 3 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 10 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- Fullsearch based Motion Estimation Processor written in Verilog-HDL☆11Feb 19, 2017Updated 9 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 7 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Suite of tools for noise analysis in Python☆17Sep 8, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 3 years ago
- HDL components to build a customized Wishbone crossbar switch☆15May 30, 2019Updated 7 years ago
- fubarino.github.com☆15Mar 9, 2021Updated 5 years ago
- RFNoC out-of-tree module for a channelizer☆17Mar 14, 2018Updated 8 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 8 years ago
- Simple RISC-V RV32I CPU in VHDL for use in FPGA Designs☆19Sep 2, 2019Updated 6 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆16Jan 21, 2026Updated 7 months ago
- Crossplatform port of original Quake Remake mod with modern Xash3D FWGS build☆14Feb 10, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)☆13Nov 14, 2019Updated 6 years ago
- A ceiling mounted camera which looks around between defined points. Can detect and track a player character.☆14Mar 17, 2023Updated 3 years ago
- Implementation of DeepID2☆18Sep 5, 2016Updated 9 years ago
- ☆19Oct 5, 2020Updated 5 years ago
- AXI Stream UART (verilog)☆13Oct 3, 2019Updated 6 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- ☆16Jan 8, 2024Updated 2 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- A JavaScript graph library☆10May 20, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SocKit 1-wire (onewire) master☆19Aug 5, 2012Updated 14 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 2 months ago
- DroidOscillo firmware☆10May 8, 2017Updated 9 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 2 years ago
- Visual Studio project files for OpenVSLAM – no need to use CMake☆20Apr 26, 2020Updated 6 years ago
- Source Code for 'Arduino Applied: Comprehensive Projects for Everyday Electronics' by Neil Cameron☆13Aug 11, 2020Updated 6 years ago
- Contents from Solaris 8 Source Foundation☆11Oct 11, 2021Updated 4 years ago