FilMarini / FPGA_CDR_coreLinks
FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz
☆17Updated 3 years ago
Alternatives and similar repositories for FPGA_CDR_core
Users that are interested in FPGA_CDR_core are comparing it to the libraries listed below
Sorting:
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- Basic USB-CDC device core (Verilog)☆81Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- 国产VU13P加速卡资料☆76Updated 5 months ago
- ☆76Updated 3 years ago
- FPGA Logic Analyzer and GUI☆134Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆60Updated 4 years ago
- SPI Slave for FPGA in Verilog and VHDL☆210Updated last year
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆65Updated last year
- ☆11Updated 3 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆73Updated 2 years ago
- Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。☆124Updated last year
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆47Updated last week
- Verilog digital signal processing components☆151Updated 2 years ago
- 【例程】国产高云FPGA 开发板及其工程☆34Updated 11 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 3 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆66Updated 3 years ago
- WISHBONE SD Card Controller IP Core☆126Updated 2 years ago
- I2C Master and Slave☆38Updated 10 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆72Updated 3 years ago
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆39Updated last year
- Verilog SPI master and slave☆57Updated 9 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆252Updated last month
- An FPGA-based NFC (RFID) reader with a simple circuit rather than RFID chips. 用FPGA+分立器件电路搭建一个NFC(RFID)读卡器,不需要专门的RFID芯片。☆137Updated last year
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year