FilMarini / FPGA_CDR_core
FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz
☆15Updated 3 years ago
Alternatives and similar repositories for FPGA_CDR_core:
Users that are interested in FPGA_CDR_core are comparing it to the libraries listed below
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆44Updated 3 years ago
- USB 2.0 Device IP Core☆65Updated 7 years ago
- ☆30Updated 5 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆63Updated last year
- I2C Master and Slave☆33Updated 9 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆60Updated 10 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- Project: Precise Measure of time delays in FPGA☆29Updated 7 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated 11 months ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- FPGA Logic Analyzer and GUI☆123Updated 2 years ago
- QSPI for SoC☆22Updated 5 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆22Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆58Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆48Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆51Updated 8 months ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆22Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- Verilog SPI master and slave☆52Updated 9 years ago
- Verilog UART☆148Updated 11 years ago
- FPGA based 30ps RMS TDCs☆83Updated 7 years ago