FilMarini / FPGA_CDR_core
FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz
☆15Updated 3 years ago
Alternatives and similar repositories for FPGA_CDR_core:
Users that are interested in FPGA_CDR_core are comparing it to the libraries listed below
- USB 2.0 Device IP Core☆59Updated 7 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆33Updated 10 months ago
- ☆28Updated 5 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆62Updated last year
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆51Updated last week
- I2C Master and Slave☆32Updated 9 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆59Updated 10 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆47Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆65Updated 2 years ago
- QSPI for SoC☆20Updated 5 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆67Updated 2 years ago
- Verilog implementation of a tapped delay line TDC☆38Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆42Updated 3 years ago
- FPGA based 30ps RMS TDCs☆82Updated 6 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆22Updated 2 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆20Updated last month
- FPGA Logic Analyzer and GUI☆117Updated 2 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆31Updated 3 years ago
- Project: Precise Measure of time delays in FPGA☆28Updated 7 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆58Updated 3 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆60Updated 3 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆55Updated 3 years ago
- MIPI CSI-2 RX☆31Updated 3 years ago