FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz
☆20Nov 15, 2021Updated 4 years ago
Alternatives and similar repositories for FPGA_CDR_core
Users that are interested in FPGA_CDR_core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- 8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic…☆12Jun 8, 2021Updated 5 years ago
- dji drone id sync demod example☆18Nov 14, 2022Updated 3 years ago
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Jul 12, 2020Updated 6 years ago
- Support for zScale on Spartan6 FPGAs☆15Aug 3, 2015Updated 11 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- ☆10Jul 29, 2018Updated 8 years ago
- Digital signal processing library☆18Oct 13, 2020Updated 5 years ago
- Flexible VHDL library☆199Jun 28, 2023Updated 3 years ago
- Simple power switch using a push button. Push to turn on, hold to turn off.☆16Oct 11, 2024Updated last year
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 3 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 7 years ago
- Suite of tools for noise analysis in Python☆17Sep 8, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- KASIRGA - GUN | RV32IMCX☆11Aug 14, 2024Updated 2 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 3 years ago
- Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3☆15Mar 11, 2015Updated 11 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Jul 30, 2021Updated 5 years ago
- fubarino.github.com☆15Mar 9, 2021Updated 5 years ago
- Basic UART TX/RX module for FPGA☆36Oct 18, 2018Updated 7 years ago
- RFNoC out-of-tree module for a channelizer☆17Mar 14, 2018Updated 8 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆24Nov 5, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 8 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆16Jan 21, 2026Updated 7 months ago
- Crossplatform port of original Quake Remake mod with modern Xash3D FWGS build☆14Feb 10, 2025Updated last year
- BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)☆13Nov 14, 2019Updated 6 years ago
- A ceiling mounted camera which looks around between defined points. Can detect and track a player character.☆14Mar 17, 2023Updated 3 years ago
- Example applications for UHD/RFNoC☆20Mar 8, 2022Updated 4 years ago
- AXI Stream UART (verilog)☆13Oct 3, 2019Updated 6 years ago
- ☆16Aug 9, 2023Updated 3 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Legacy Source Code for Dragino Yun firmware with ver 1.3.x☆16Jan 16, 2015Updated 11 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- ☆16Jan 8, 2024Updated 2 years ago
- A JavaScript graph library☆10May 20, 2014Updated 12 years ago
- SocKit 1-wire (onewire) master☆19Aug 5, 2012Updated 14 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 2 months ago
- DroidOscillo firmware☆10May 8, 2017Updated 9 years ago