FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz
☆20Nov 15, 2021Updated 4 years ago
Alternatives and similar repositories for FPGA_CDR_core
Users that are interested in FPGA_CDR_core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- 8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic…☆12Jun 8, 2021Updated 5 years ago
- PyTorch codes for reproducing TIP 2019 paper "HyperReconNet: Joint Coded Aperture Optimization and Image Reconstruction for Compressive H…☆10Apr 13, 2022Updated 4 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Build an CCD camera for astrophotography☆15Oct 16, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Support for zScale on Spartan6 FPGAs☆15Aug 3, 2015Updated 11 years ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- Digital signal processing library☆18Oct 13, 2020Updated 5 years ago
- Flexible VHDL library☆198Jun 28, 2023Updated 3 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 10 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- Fullsearch based Motion Estimation Processor written in Verilog-HDL☆11Feb 19, 2017Updated 9 years ago
- A summary of CASSI reconstruction algorithms, including performance, complexity, paper links and codes.☆19Nov 25, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 7 years ago
- KASIRGA - GUN | RV32IMCX☆12Aug 14, 2024Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 3 years ago
- HDL components to build a customized Wishbone crossbar switch☆15May 30, 2019Updated 7 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Jul 30, 2021Updated 5 years ago
- RFNoC out-of-tree module for a channelizer☆17Mar 14, 2018Updated 8 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 8 years ago
- Simple RISC-V RV32I CPU in VHDL for use in FPGA Designs☆19Sep 2, 2019Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A ceiling mounted camera which looks around between defined points. Can detect and track a player character.☆14Mar 17, 2023Updated 3 years ago
- Example applications for UHD/RFNoC☆20Mar 8, 2022Updated 4 years ago
- Implementation of DeepID2☆18Sep 5, 2016Updated 9 years ago
- ☆19Oct 5, 2020Updated 5 years ago
- AXI Stream UART (verilog)☆13Oct 3, 2019Updated 6 years ago
- ☆16Aug 9, 2023Updated 3 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- ☆16Jan 8, 2024Updated 2 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A JavaScript graph library☆10May 20, 2014Updated 12 years ago
- SocKit 1-wire (onewire) master☆19Aug 5, 2012Updated 14 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 2 years ago
- Visual Studio project files for OpenVSLAM – no need to use CMake☆20Apr 26, 2020Updated 6 years ago
- Source Code for 'Arduino Applied: Comprehensive Projects for Everyday Electronics' by Neil Cameron☆13Aug 11, 2020Updated 5 years ago
- Contents from Solaris 8 Source Foundation☆11Oct 11, 2021Updated 4 years ago
- ☆15Jul 28, 2026Updated last week