HDLGen-ChatGPT, works in tandem with ChatGPT chat interface to enable fast digital systems design and test specification capture, and automatic generation of both VHDL and Verilog models, and testbenches, and AMD Vivado and Intel Quartus Electronic Design Automation (EDA) project
☆36Oct 28, 2024Updated last year
Alternatives and similar repositories for HDLGen-ChatGPT
Users that are interested in HDLGen-ChatGPT are comparing it to the libraries listed below
Sorting:
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Network protocol libraries for VHDL test benches☆13Jan 11, 2026Updated last month
- ☆18Jul 3, 2025Updated 8 months ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Feb 11, 2026Updated 3 weeks ago
- LLM Agent for Hardware Description Language☆21Jun 7, 2025Updated 8 months ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Jan 3, 2019Updated 7 years ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 2 years ago
- Python Frontend For VHDL And Verilog☆23Feb 25, 2026Updated last week
- ☆12May 21, 2024Updated last year
- 2-layer and 4-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆20Jan 6, 2026Updated last month
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Mar 7, 2019Updated 6 years ago
- iFCN: Automated Design Platform for Molecular FCN Circuits☆14Dec 26, 2025Updated 2 months ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆25Jul 17, 2025Updated 7 months ago
- ☆32Dec 16, 2021Updated 4 years ago
- ☆38Nov 14, 2024Updated last year
- This repository contain source code for ngspice and ghdl integration☆34Feb 25, 2026Updated last week
- ☆43Mar 10, 2025Updated 11 months ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Jun 22, 2025Updated 8 months ago
- ☆11Apr 3, 2017Updated 8 years ago
- The project is tailored for quick audio start-up with the SHARC Audio Module board. It uses the various reusable component building block…☆14Oct 29, 2025Updated 4 months ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated 2 months ago
- ☆11Oct 10, 2018Updated 7 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Live demo of hls4ml on embedded platforms such as the Pynq-Z2☆12Aug 23, 2024Updated last year
- ☆10Oct 23, 2016Updated 9 years ago
- A C++ wrapper for the Apple metal-cpp library to make it easier to run compute kernels on the GPU☆10Jun 11, 2025Updated 8 months ago
- Raptor end-to-end FPGA Compiler and GUI☆96Dec 11, 2024Updated last year
- PC sampling profiler for Cortex-M MCUs☆13Jan 23, 2026Updated last month
- A connector to integrate FreeSWITCH and OpenERP/Odoo☆14May 16, 2016Updated 9 years ago
- USB device library☆12Jan 16, 2026Updated last month
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- skywater 130nm pdk☆44Feb 21, 2026Updated last week
- ☆18Jan 19, 2026Updated last month