HDLGen-ChatGPT, works in tandem with ChatGPT chat interface to enable fast digital systems design and test specification capture, and automatic generation of both VHDL and Verilog models, and testbenches, and AMD Vivado and Intel Quartus Electronic Design Automation (EDA) project
☆37Oct 28, 2024Updated last year
Alternatives and similar repositories for HDLGen-ChatGPT
Users that are interested in HDLGen-ChatGPT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 6 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 7 months ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆114Oct 31, 2023Updated 2 years ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆23Jun 19, 2026Updated 2 weeks ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- Python Frontend For VHDL And Verilog☆29May 18, 2026Updated last month
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆25Mar 7, 2019Updated 7 years ago
- LLM Agent for Hardware Description Language☆22Jun 7, 2025Updated last year
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- commit rtl and build cosim env☆16Feb 15, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- A card game framework and various games in Typescript. The framework allows for bot development and playing card games in the terminal or…☆15Apr 20, 2026Updated 2 months ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆29Jul 17, 2025Updated 11 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆37Dec 24, 2024Updated last year
- ☆11Jan 6, 2022Updated 4 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- A software development toolkit for signal processing which uses blocks☆15Feb 11, 2026Updated 4 months ago
- A tool for making password-protected files☆12Jul 6, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 7 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- Stroke-order vector graphics for the letters of the Korean alphabet☆15Oct 15, 2022Updated 3 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 4 months ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- Numerical Run Length Encoding and Arithmetic in Cython☆19Jan 28, 2026Updated 5 months ago
- The E-UNet is a powerful architecture for real-time semantic segmentation, especially if one wants to run it in low-resource embedded sys…☆10Dec 31, 2020Updated 5 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- A tool Designed to help create Vulkan graphics pipelines☆11Feb 9, 2020Updated 6 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Faust major mode for editing faust code (.dsp files)☆16Oct 4, 2020Updated 5 years ago