HDLGen-ChatGPT, works in tandem with ChatGPT chat interface to enable fast digital systems design and test specification capture, and automatic generation of both VHDL and Verilog models, and testbenches, and AMD Vivado and Intel Quartus Electronic Design Automation (EDA) project
☆37Oct 28, 2024Updated 2 years ago
Alternatives and similar repositories for HDLGen-ChatGPT
Users that are interested in HDLGen-ChatGPT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a Vivado project to create an IoT device with ZYBO (Zynq).☆13Jan 18, 2018Updated 8 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆15Aug 21, 2023Updated 3 years ago
- Andes Vector Extension support added to riscv-dv☆19May 29, 2020Updated 6 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆116Oct 31, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆12Jul 23, 2024Updated 2 years ago
- A few tools for doing video processing on the Zybo FPGA board using VHDL☆11Jun 6, 2017Updated 9 years ago
- A tool for creating HDL-Schematics☆10Updated this week
- This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …☆18Oct 10, 2023Updated 3 years ago
- Verilog netlist parser/database (derived from http://nldb.sourceforge.net)☆13Dec 12, 2014Updated 11 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆26Mar 7, 2019Updated 7 years ago
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Verification IP for UART protocol☆26Aug 3, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- Network protocol libraries for VHDL test benches☆14Mar 9, 2026Updated 7 months ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 10 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- ☆15May 10, 2019Updated 7 years ago
- A low-level hierarchical netlist assembler for FPGAs☆13Jul 26, 2021Updated 5 years ago
- ☆17Jul 15, 2025Updated last year
- ☆18Sep 25, 2026Updated last month
- ☆15Dec 6, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆16Feb 18, 2025Updated last year
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- OFS Platform Components☆19Oct 5, 2026Updated 3 weeks ago
- Jude's vimrc for DV work(fine tuning for SV/UVM)☆22Mar 12, 2024Updated 2 years ago
- A tool for modeling FSMs by VHDL or Verilog☆15Updated this week
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated 2 months ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆81Mar 6, 2019Updated 7 years ago
- Cortex-M0 DesignStart Wrapper☆24Aug 11, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- Reference book for SoC and FPGA designers integrating Arm Cortex-M processors with AMBA bus architectures (educational)☆49Jun 16, 2025Updated last year
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- Fusesoc compatible rtl cores☆18Sep 9, 2026Updated last month
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆24Updated this week
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 4 years ago