HDLGen-ChatGPT, works in tandem with ChatGPT chat interface to enable fast digital systems design and test specification capture, and automatic generation of both VHDL and Verilog models, and testbenches, and AMD Vivado and Intel Quartus Electronic Design Automation (EDA) project
☆37Oct 28, 2024Updated last year
Alternatives and similar repositories for HDLGen-ChatGPT
Users that are interested in HDLGen-ChatGPT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Andes Vector Extension support added to riscv-dv☆19May 29, 2020Updated 6 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 9 months ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 5 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆116Oct 31, 2023Updated 2 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆15Aug 21, 2023Updated 3 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Network protocol libraries for VHDL test benches☆13Mar 9, 2026Updated 5 months ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- Verification IP for UART protocol☆26Aug 3, 2020Updated 6 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- ☆18Jul 3, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- ☆15Dec 6, 2023Updated 2 years ago
- Scripts for running Ailiverse APIs☆10Jan 23, 2023Updated 3 years ago
- A tool for modeling FSMs by VHDL or Verilog☆14Updated this week
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Updated this week
- A low-power, low-cost, highly-portable software defined radio platform.☆20Feb 19, 2018Updated 8 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆16Sep 24, 2020Updated 5 years ago
- LibreSilicon's Standard Cell Library Generator☆22Aug 22, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆56Jan 19, 2021Updated 5 years ago
- Implementation of eventprop learning in GeNN☆16Jan 10, 2025Updated last year
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆24Updated this week
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- CMake based hardware build system☆44Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 2-layer and 4-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆30Mar 30, 2026Updated 5 months ago
- Parse FSDB waveform files☆23Apr 13, 2026Updated 4 months ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Jan 28, 2026Updated 7 months ago
- commit rtl and build cosim env☆16Feb 15, 2024Updated 2 years ago
- UVM/systemverilog/verilog/python VIM IDE☆17Aug 21, 2013Updated 13 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago