HDLGen-ChatGPT, works in tandem with ChatGPT chat interface to enable fast digital systems design and test specification capture, and automatic generation of both VHDL and Verilog models, and testbenches, and AMD Vivado and Intel Quartus Electronic Design Automation (EDA) project
☆37Oct 28, 2024Updated last year
Alternatives and similar repositories for HDLGen-ChatGPT
Users that are interested in HDLGen-ChatGPT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 6 months ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆114Oct 31, 2023Updated 2 years ago
- Network protocol libraries for VHDL test benches☆13Mar 9, 2026Updated 2 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- ☆18Jul 3, 2025Updated 10 months ago
- Scripts for running Ailiverse APIs☆10Jan 23, 2023Updated 3 years ago
- Jude's vimrc for DV work(fine tuning for SV/UVM)☆21Mar 12, 2024Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆22Mar 27, 2026Updated last month
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆19Jan 3, 2019Updated 7 years ago
- Python Frontend For VHDL And Verilog☆27Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Implementation of eventprop learning in GeNN☆16Jan 10, 2025Updated last year
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆25Mar 7, 2019Updated 7 years ago
- LLM Agent for Hardware Description Language☆22Jun 7, 2025Updated 11 months ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- commit rtl and build cosim env☆15Feb 15, 2024Updated 2 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A card game framework and various games in Typescript. The framework allows for bot development and playing card games in the terminal or…☆15Apr 20, 2026Updated last month
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆28Jul 17, 2025Updated 10 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- ☆11Jan 6, 2022Updated 4 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated 4 months ago
- 复旦数字集成电路设计自动化项目文档☆10Apr 12, 2025Updated last year
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- A software development toolkit for signal processing which uses blocks☆15Feb 11, 2026Updated 3 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 7 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago
- Stroke-order vector graphics for the letters of the Korean alphabet☆14Oct 15, 2022Updated 3 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago