HDLGen-ChatGPT, works in tandem with ChatGPT chat interface to enable fast digital systems design and test specification capture, and automatic generation of both VHDL and Verilog models, and testbenches, and AMD Vivado and Intel Quartus Electronic Design Automation (EDA) project
☆36Oct 28, 2024Updated last year
Alternatives and similar repositories for HDLGen-ChatGPT
Users that are interested in HDLGen-ChatGPT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 4 months ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆111Oct 31, 2023Updated 2 years ago
- Network protocol libraries for VHDL test benches☆13Mar 9, 2026Updated 2 weeks ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- ☆18Jul 3, 2025Updated 8 months ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Mar 15, 2026Updated last week
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Jan 3, 2019Updated 7 years ago
- Implementation of eventprop learning in GeNN☆16Jan 10, 2025Updated last year
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Mar 7, 2019Updated 7 years ago
- LLM Agent for Hardware Description Language☆21Jun 7, 2025Updated 9 months ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- commit rtl and build cosim env☆15Feb 15, 2024Updated 2 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- FPGA-based SNN Accelerator Toy☆36Dec 17, 2025Updated 3 months ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆25Jul 17, 2025Updated 8 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated 2 months ago
- Docker installation of Vivado tooling☆35Mar 15, 2026Updated last week
- IPXACT Register Map Generator☆11May 9, 2021Updated 4 years ago
- A software development toolkit for signal processing which uses blocks☆15Feb 11, 2026Updated last month
- A tool for making password-protected files☆11Jul 6, 2023Updated 2 years ago
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- Stroke-order vector graphics for the letters of the Korean alphabet☆12Oct 15, 2022Updated 3 years ago
- An ultrasonic water flowmeter based on transit-time technique☆16Jul 21, 2021Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last month
- Project 2.2 Frequency counter☆12May 30, 2025Updated 9 months ago
- Numerical Run Length Encoding and Arithmetic in Cython☆19Jan 28, 2026Updated last month