HDLGen-ChatGPT, works in tandem with ChatGPT chat interface to enable fast digital systems design and test specification capture, and automatic generation of both VHDL and Verilog models, and testbenches, and AMD Vivado and Intel Quartus Electronic Design Automation (EDA) project
☆37Oct 28, 2024Updated last year
Alternatives and similar repositories for HDLGen-ChatGPT
Users that are interested in HDLGen-ChatGPT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 11 months ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …☆18Oct 10, 2023Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆15Jul 16, 2021Updated 5 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆116Oct 31, 2023Updated 2 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆15Aug 21, 2023Updated 3 years ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- Verification IP for UART protocol☆26Aug 3, 2020Updated 6 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- Network protocol libraries for VHDL test benches☆14Mar 9, 2026Updated 7 months ago
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- ☆18Sep 25, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- ☆15Dec 6, 2023Updated 2 years ago
- Scripts for running Ailiverse APIs☆10Jan 23, 2023Updated 3 years ago
- A tool for modeling FSMs by VHDL or Verilog☆14Oct 6, 2026Updated last week
- Jude's vimrc for DV work(fine tuning for SV/UVM)☆22Mar 12, 2024Updated 2 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated last month
- A low-power, low-cost, highly-portable software defined radio platform.☆20Feb 19, 2018Updated 8 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆16Sep 24, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- LibreSilicon's Standard Cell Library Generator☆23Aug 22, 2026Updated last month
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆56Jan 19, 2021Updated 5 years ago
- Implementation of eventprop learning in GeNN☆16Jan 10, 2025Updated last year
- 复旦数字集成电路设计自动化项目文档☆11Apr 12, 2025Updated last year
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆53Jan 13, 2021Updated 5 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆24Oct 3, 2026Updated last week
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- CMake based hardware build system☆45Aug 31, 2026Updated last month
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆25Mar 7, 2019Updated 7 years ago
- 2-layer and 4-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆30Mar 30, 2026Updated 6 months ago
- Parse FSDB waveform files☆24Apr 13, 2026Updated 6 months ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Updated this week