BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)
☆13Nov 14, 2019Updated 6 years ago
Alternatives and similar repositories for bch
Users that are interested in bch are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Performance Analysis and Simulation of BCH Code in Matlab☆13Feb 26, 2022Updated 4 years ago
- Polar coding, decoding, and testing☆13Oct 11, 2023Updated 2 years ago
- C library for ECC-SM2 public encrypt☆10Dec 17, 2016Updated 9 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- my emacs config☆13Mar 12, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- KYSM4是一个基于SM4国密算法的Objective-C的国密SM4算法类库☆11Mar 7, 2019Updated 7 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- Some useful functions to process pdf file☆20Sep 13, 2025Updated 8 months ago
- X86 Instruction Profiler☆13May 19, 2014Updated 12 years ago
- Digital signal processing library☆18Oct 13, 2020Updated 5 years ago
- Implementing the MATLAB example using 5G toolbox and Deep Learning Tolbox☆15Sep 1, 2021Updated 4 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 2 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- My graduation project.☆13Oct 12, 2023Updated 2 years ago
- ☆17Aug 4, 2014Updated 11 years ago
- 21Summer-VE370-Intro-to-Computer-Organization-Projects: -Project1: RISC-V Assembly, simluating c code. -Project2: 1.RISC-V64 sin…☆14Apr 11, 2023Updated 3 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- HDL components to build a customized Wishbone crossbar switch☆15May 30, 2019Updated 6 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Jul 30, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Tensorflow implementation of the paper "On Deep Learning-Based Channel Decoding".☆11Sep 14, 2020Updated 5 years ago
- RFNoC out-of-tree module for a channelizer☆17Mar 14, 2018Updated 8 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆64Dec 15, 2025Updated 5 months ago
- This GitHub repo contains the artifact for CPElide, which appears at MICRO '24☆15Sep 7, 2024Updated last year
- 医疗相关数据分析、 医疗问诊系统开发 随着移动互联网、云计算、大数据等技术的应用与发展，互联网再次成为社会和业界关注的热点☆13Oct 13, 2020Updated 5 years ago
- A minimum configuration for Neovim targeting SystemVerilog that provides configuration for plugin management, a language server, tree-sit…☆26May 27, 2024Updated last year
- We provide a Deep learning method for LDPC decoding☆75Mar 31, 2021Updated 5 years ago
- 基于Andorid设计APP控制51单片机多功能智能小车☆15Jun 4, 2019Updated 6 years ago
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆19Nov 15, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆26Mar 15, 2021Updated 5 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- Detect memory access patterns of parallel applications☆19Feb 7, 2019Updated 7 years ago
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆22Sep 28, 2024Updated last year
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆19Jul 22, 2021Updated 4 years ago
- CATCH 1.0, Initial full release of CATCH cost model.☆18Mar 3, 2026Updated 2 months ago