BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)
☆13Nov 14, 2019Updated 6 years ago
Alternatives and similar repositories for bch
Users that are interested in bch are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BCH (Bose-Chaudhuri-Hocquenghem) encoder and decoder built from scratch in matlab as course project for EE5160: Error Control Coding☆18Mar 31, 2017Updated 9 years ago
- A Performance Analysis and Simulation of BCH Code in Matlab☆13Feb 26, 2022Updated 4 years ago
- Polar coding, decoding, and testing☆13Oct 11, 2023Updated 2 years ago
- Simple python implementation of binary BCH error-correcting code☆34Jan 12, 2020Updated 6 years ago
- Error Correction Codes - C☆11May 26, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Image Compression on COCO Dataset using Convolution AutoEncoders☆12Feb 24, 2019Updated 7 years ago
- my emacs config☆13Mar 12, 2026Updated last month
- KYSM4是一个基于SM4国密算法的Objective-C的国密SM4算法类库☆11Mar 7, 2019Updated 7 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- Some useful functions to process pdf file☆20Sep 13, 2025Updated 7 months ago
- X86 Instruction Profiler☆13May 19, 2014Updated 11 years ago
- Implementing the MATLAB example using 5G toolbox and Deep Learning Tolbox☆15Sep 1, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 2 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- Autoencoder-based image compression using pictures of the surface of Mars.☆18Jun 12, 2020Updated 5 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- HDL components to build a customized Wishbone crossbar switch☆15May 30, 2019Updated 6 years ago
- Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3☆15Mar 11, 2015Updated 11 years ago
- RFNoC out-of-tree module for a channelizer☆16Mar 14, 2018Updated 8 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Jul 30, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Tensorflow implementation of the paper "On Deep Learning-Based Channel Decoding".☆11Sep 14, 2020Updated 5 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆64Dec 15, 2025Updated 4 months ago
- Solutions to the book Digital Image Processing by Gonzalez☆15Mar 2, 2017Updated 9 years ago
- Autoencoder based image compression: can the learning be quantization independent? https://arxiv.org/abs/1802.09371☆19Dec 13, 2022Updated 3 years ago
- 医疗相关数据分析、医疗问诊系统开发 随着移动互联网、云计算、大数据等技术的应用与发展，互联网再次成为社会和业界关注的热点☆13Oct 13, 2020Updated 5 years ago
- Paper implementation for "End-to-end Trained CNN Encoder-Decoder Networks for Image Steganography"☆15Jan 27, 2020Updated 6 years ago
- A minimum configuration for Neovim targeting SystemVerilog that provides configuration for plugin management, a language server, tree-sit…☆26May 27, 2024Updated last year
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆19Nov 15, 2021Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆26Mar 15, 2021Updated 5 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- DOA 估计和自适应波束形成☆14Jun 17, 2019Updated 6 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- Detect memory access patterns of parallel applications☆20Feb 7, 2019Updated 7 years ago
- The codes reproduce the research of our work in our JSTSP paper "An Iterative BP-CNN Architecture for Channel Decoding under Correlated N…☆71May 24, 2020Updated 5 years ago
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆22Sep 28, 2024Updated last year