momalab / CoPHEELinks
CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.
☆36Updated last year
Alternatives and similar repositories for CoPHEE
Users that are interested in CoPHEE are comparing it to the libraries listed below
Sorting:
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆19Updated 3 years ago
- ☆26Updated 2 years ago
- Verilog RTL Implementation of DNN☆10Updated 7 years ago
- ☆13Updated 10 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆40Updated last month
- ☆81Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- ☆28Updated 3 months ago
- Alveo Versal Example Design☆50Updated 3 weeks ago
- ☆25Updated 4 years ago
- ☆28Updated 6 years ago
- ☆14Updated 2 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆24Updated 10 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆23Updated 5 years ago
- corundum work on vu13p☆22Updated 2 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆41Updated 6 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆11Updated 6 years ago
- CNN accelerator☆27Updated 8 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- processor for post-quantum cryptography☆17Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- ☆29Updated 8 years ago
- ☆20Updated 5 years ago
- FPGA related files for ORAM☆14Updated 10 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago