momalab / CoPHEE
CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.
☆31Updated last year
Alternatives and similar repositories for CoPHEE:
Users that are interested in CoPHEE are comparing it to the libraries listed below
- Verilog RTL Implementation of DNN☆10Updated 6 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆18Updated 2 years ago
- ☆13Updated 9 years ago
- ☆23Updated last year
- ☆21Updated 7 months ago
- ☆14Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆26Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- ☆26Updated 5 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- course design☆22Updated 7 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆16Updated last year
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆17Updated 3 years ago
- ☆26Updated 4 years ago
- processor for post-quantum cryptography☆15Updated 5 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆60Updated 4 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 5 months ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆19Updated 4 years ago
- ☆33Updated 8 months ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆19Updated 2 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- ☆55Updated this week
- FIPS 202 compliant SHA-3 core in Verilog☆19Updated 4 years ago
- ☆79Updated last year