CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.
☆36Feb 21, 2024Updated 2 years ago
Alternatives and similar repositories for CoPHEE
Users that are interested in CoPHEE are comparing it to the libraries listed below
Sorting:
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- ☆13Apr 24, 2015Updated 10 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆18Jul 7, 2021Updated 4 years ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago
- processor for post-quantum cryptography☆17Apr 17, 2020Updated 5 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- ☆47Aug 21, 2024Updated last year
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆65Aug 25, 2020Updated 5 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆47Oct 8, 2019Updated 6 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- Intel Homomorphic Encryption Acceleration Library for FPGAs, including open source implementation of FPGA kernels for accelerating NTT, I…☆108Dec 20, 2022Updated 3 years ago
- ☆28Aug 19, 2025Updated 6 months ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆44Updated this week
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆28Sep 2, 2025Updated 6 months ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- Ripple: Accelerating Programmable Bootstraps for FHE with Wavelet Approximations☆12Aug 8, 2024Updated last year
- ☆26Nov 3, 2020Updated 5 years ago
- Loadable Module for Keystone Enclave☆19Sep 24, 2022Updated 3 years ago
- Artifact evaluation for HPCA'24 paper Lightening-Transformer: A Dynamically-operated Optically-interconnected Photonic Transformer Accele…☆11Mar 3, 2024Updated last year
- TFHE is a popular algorithm for homomorphic encryption. Staring with a C/C++ specification of TFHE to be provided, This project rewrite t…☆20May 27, 2024Updated last year
- Neural Network Accelerator Simulator☆12May 19, 2016Updated 9 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆28Aug 1, 2018Updated 7 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆32Sep 24, 2018Updated 7 years ago
- Mini RISC-V toolchain for Linux consisting of compiler, simulator and disassembler.☆12Sep 29, 2022Updated 3 years ago
- The MIT Sanctum processor top-level project☆31Apr 7, 2020Updated 5 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆37Sep 25, 2014Updated 11 years ago
- ☆14May 13, 2021Updated 4 years ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- Chisel module for performing Multi-Scalar Multiplication☆13Mar 25, 2022Updated 3 years ago
- HW Design Collateral for Caliptra RoT IP☆130Updated this week
- ☆36Aug 1, 2024Updated last year
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Jul 12, 2023Updated 2 years ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆17Mar 19, 2025Updated 11 months ago
- This is a circular buffer controller used in FPGA.☆34Jan 12, 2016Updated 10 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago