Nitcloud / Digital-IDE
在vscode上的数字设计开发插件
☆372Updated 2 years ago
Alternatives and similar repositories for Digital-IDE:
Users that are interested in Digital-IDE are comparing it to the libraries listed below
- Vivado诸多IP,包括图像处 理等☆207Updated 9 months ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆292Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆198Updated last year
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆589Updated last year
- automatic-verilog based on vimscript☆261Updated last year
- AXI协议规范中文翻译版☆147Updated 2 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆130Updated 6 months ago
- ☆144Updated last week
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC,包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆400Updated last year
- Verilog I2C interface for FPGA implementation☆606Updated 2 months ago
- HDLBits website practices & solutions☆733Updated last year
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆348Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆200Updated last year
- ☆141Updated 4 years ago
- 数字IC设计 学习笔记☆134Updated 3 years ago
- Various HDL (Verilog) IP Cores☆781Updated 3 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆176Updated last year
- ☆218Updated 4 years ago
- 中文版 Parallel Programming for FPGAs☆725Updated 8 months ago
- AMBA bus lecture material☆432Updated 5 years ago
- An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。☆262Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆105Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆118Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆333Updated last year
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆180Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆239Updated 6 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆450Updated 3 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 4 years ago
- Must-have verilog systemverilog modules☆1,764Updated last month
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆91Updated this week