Nitcloud / Digital-IDELinks
在vscode上的数字设计开发插件
☆384Updated 2 years ago
Alternatives and similar repositories for Digital-IDE
Users that are interested in Digital-IDE are comparing it to the libraries listed below
Sorting:
- Vivado诸多IP,包括图像处理等☆209Updated last year
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆659Updated last year
- AXI协议规范中文翻译版☆159Updated 3 years ago
- ☆148Updated 3 weeks ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆235Updated last year
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆358Updated 2 years ago
- ☆221Updated 4 years ago
- ☆143Updated 4 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆107Updated this week
- HDLBits website practices & solutions☆744Updated last year
- automatic-verilog based on vimscript☆267Updated last year
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆308Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- ☆52Updated 2 months ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆130Updated last month
- OpenSource HummingBird RISC-V Software Development Kit☆159Updated last year
- Verilog I2C interface for FPGA implementation☆637Updated 5 months ago
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC,包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆410Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆254Updated 6 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆359Updated last year
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆122Updated 2 years ago
- All in one vscode plugin for HDL development☆869Updated 2 months ago
- 数字IC设计 学习笔记☆151Updated 3 years ago
- this repository is vim cfg for verilog.☆50Updated last year
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆93Updated 3 years ago
- CPU Design Based on RISCV ISA☆118Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆138Updated last year
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆187Updated last year