Nitcloud / Digital-IDELinks
在vscode上的数字设计开发插件
☆393Updated 2 years ago
Alternatives and similar repositories for Digital-IDE
Users that are interested in Digital-IDE are comparing it to the libraries listed below
Sorting:
- Vivado诸多IP,包括图像处理等☆234Updated last year
- AXI协议规范中文翻译版☆171Updated 3 years ago
- ☆83Updated 2 weeks ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆371Updated 2 years ago
- ☆153Updated last month
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆287Updated 2 years ago
- ☆228Updated 4 years ago
- HDLBits website practices & solutions☆775Updated 2 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆121Updated 3 months ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆211Updated 2 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆757Updated 2 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆168Updated 2 years ago
- ☆144Updated 5 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- automatic-verilog based on vimscript☆282Updated 2 years ago
- CPU Design Based on RISCV ISA☆127Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM 等)。☆285Updated 7 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆413Updated 4 months ago
- ☆65Updated 5 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆148Updated last year
- 数字IC设计 学习笔记☆159Updated 3 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆72Updated 3 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆146Updated 6 years ago
- 2023集创赛紫光同创杯一等奖项目☆143Updated 2 years ago
- Various HDL (Verilog) IP Cores☆864Updated 4 years ago
- Cortex M0 based SoC☆76Updated 4 years ago
- AMBA bus lecture material☆499Updated 6 years ago
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC,包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆423Updated 2 years ago
- Verilog I2C interface for FPGA implementation☆676Updated 10 months ago