在vscode上的数字设计开发插件
☆393Jan 27, 2023Updated 3 years ago
Alternatives and similar repositories for Digital-IDE
Users that are interested in Digital-IDE are comparing it to the libraries listed below
Sorting:
- All in one vscode plugin for HDL development☆1,036May 26, 2025Updated 9 months ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,273May 15, 2022Updated 3 years ago
- Must-have verilog systemverilog modules☆1,934Feb 19, 2026Updated last week
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- HDL support for VS Code☆353Updated this week
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆385Dec 27, 2023Updated 2 years ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆603Sep 15, 2023Updated 2 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆54Jun 11, 2023Updated 2 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- Verilog PCI express components☆1,541Apr 26, 2024Updated last year
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆51Apr 23, 2020Updated 5 years ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆694Dec 14, 2025Updated 2 months ago
- HDL libraries and projects☆1,861Updated this week
- Verilog AXI stream components for FPGA implementation☆865Feb 27, 2025Updated last year
- ☆100Mar 18, 2020Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆113Sep 17, 2022Updated 3 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。☆293Aug 16, 2018Updated 7 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆569Oct 10, 2021Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- Hardware Assisted IEEE 1588 IP Core☆30Jul 17, 2014Updated 11 years ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆733Apr 21, 2023Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Feb 23, 2026Updated last week
- A easy general acc.☆18Mar 22, 2021Updated 4 years ago
- The Ultra-Low Power RISC-V Core☆1,738Aug 6, 2025Updated 6 months ago
- AXI协议规范中文翻译版☆170Jul 5, 2022Updated 3 years ago
- 中文版 Parallel Programming for FPGAs☆760Aug 21, 2024Updated last year
- Vivado诸多IP，包括图像处理等☆234Jul 28, 2024Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆864Dec 6, 2024Updated last year
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- Scala based HDL☆1,928Feb 18, 2026Updated last week
- Yet another toy CPU.☆93Dec 10, 2023Updated 2 years ago
- 数字IC相关资料☆1,382Jul 1, 2025Updated 8 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆424Feb 13, 2026Updated 2 weeks ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆129Aug 26, 2021Updated 4 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆429Sep 14, 2023Updated 2 years ago
- A very simple and easy to understand RISC-V core.☆1,396Nov 9, 2023Updated 2 years ago