Nitcloud / Digital-IDELinks
在vscode上的数字设计开发插件
☆387Updated 2 years ago
Alternatives and similar repositories for Digital-IDE
Users that are interested in Digital-IDE are comparing it to the libraries listed below
Sorting:
- Vivado诸多IP,包括图像处理等☆230Updated last year
- AXI协议规范中文翻译版☆163Updated 3 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆256Updated 2 years ago
- ☆71Updated last month
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC,包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆418Updated 2 years ago
- ☆149Updated last month
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆363Updated 2 years ago
- Xilinx FPGA PCIe 保姆级教程 — —基于 PCIe XDMA IP核☆699Updated 2 years ago
- HDLBits website practices & solutions☆751Updated last year
- ☆222Updated 4 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆118Updated 3 weeks ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆111Updated 3 years ago
- automatic-verilog based on vimscript☆273Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆266Updated 7 years ago
- ☆144Updated 5 years ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆317Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆141Updated last year
- Verilog I2C interface for FPGA implementation☆646Updated 7 months ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆211Updated 2 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆164Updated last year
- 5 stage pipeline, single cycle risc-V implementation☆24Updated last year
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆192Updated 2 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆65Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆382Updated 3 weeks ago
- CPU Design Based on RISCV ISA☆122Updated last year
- AMBA bus lecture material☆468Updated 5 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆99Updated 3 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 3 years ago
- 数字IC设计 学习笔记☆154Updated 3 years ago