在vscode上的数字设计开发插件
☆396Jan 27, 2023Updated 3 years ago
Alternatives and similar repositories for Digital-IDE
Users that are interested in Digital-IDE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- All in one vscode plugin for HDL development☆1,140Mar 5, 2026Updated 4 months ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,578May 15, 2022Updated 4 years ago
- Must-have verilog systemverilog modules☆1,998Mar 12, 2026Updated 4 months ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 3 years ago
- Verilog AXI components for FPGA implementation☆2,097Feb 27, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 基于FPGA的图像处理模块（出自 于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆53Apr 23, 2020Updated 6 years ago
- Verilog/SystemVerilog support for VS Code☆380Updated this week
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆610Sep 15, 2023Updated 2 years ago
- ☆101Mar 18, 2020Updated 6 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆390Dec 27, 2023Updated 2 years ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆833Apr 21, 2023Updated 3 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- Verilog Ethernet components for FPGA implementation☆3,040Feb 27, 2025Updated last year
- A easy general acc.☆18Mar 22, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog PCI express components☆1,628Apr 26, 2024Updated 2 years ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆727Dec 14, 2025Updated 7 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 3 years ago
- Verilog AXI stream components for FPGA implementation☆906Feb 27, 2025Updated last year
- RISC-V Architecture☆22Jan 2, 2023Updated 3 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Jul 17, 2014Updated 12 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆137Aug 26, 2021Updated 4 years ago
- Vivado诸多IP，包括图像处理等☆233Jul 28, 2024Updated last year
- ☆23Nov 3, 2016Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Scala based HDL☆2,020Updated this week
- 数字IC相关资料☆1,533Jul 1, 2025Updated last year
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated 2 months ago
- 中文版 Parallel Programming for FPGAs☆768Aug 21, 2024Updated last year
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- AXI协议规范中文翻译版☆186Jul 5, 2022Updated 4 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,767Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,631Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,895Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆130Aug 29, 2022Updated 3 years ago
- Verilog library for ASIC and FPGA designers☆1,435May 8, 2024Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,890Aug 6, 2025Updated 11 months ago
- A very simple and easy to understand RISC-V core.☆1,503Nov 9, 2023Updated 2 years ago
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆912Dec 6, 2024Updated last year
- The RIFFA development repository☆880Jun 11, 2024Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆617Oct 10, 2021Updated 4 years ago