The MEISHA V100 contains four 64-bit RISC-V RV64GC，a 5-stage in-order scalar pipeline, comprehensive peripherals and interfaces. The system architecture is designed for flexibility, performance, and easy verification on FPGA platforms. The MEISHA V100 FPGA User Guide provides comprehensiv
☆20Feb 2, 2026Updated 6 months ago
Alternatives and similar repositories for MEISHAV100---FPGA-verification-on-VC707
Users that are interested in MEISHAV100---FPGA-verification-on-VC707 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- My code repositry for common use.☆23Dec 31, 2021Updated 4 years ago
- ☆24Apr 28, 2021Updated 5 years ago
- Minimal FPGA hardware/software co-design demo with UART protocol, scratchpad memory, and an int8 dot-product accelerator, plus Python/C++…☆29May 12, 2026Updated 3 months ago
- UART 16550 core☆42Jul 17, 2014Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Constrast limited adaptive histogram equlization based on Verilog☆41Jul 21, 2023Updated 3 years ago
- 【2022集创赛】Arm杯一等奖作品：Cortex-M0智能娱乐收音机 开源项目☆28Mar 21, 2023Updated 3 years ago
- 基于python3.6+opencv3+tensorflow+cnn的银行卡识别☆13Dec 9, 2022Updated 3 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 5 months ago
- ☆39Jul 22, 2025Updated last year
- 第九届全国大学生集成电路创新创业大赛——数字SoC设计赛道竞业达杯作品（华南赛区二等奖）☆31Aug 17, 2026Updated 2 weeks ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆32Nov 21, 2020Updated 5 years ago
- Multi-agent inference framework for RTL generation. A Verilog agent and a Python reference-model agent independently propose implementati…☆25Jul 27, 2026Updated last month
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Official code for DeepGate4☆15Jun 25, 2026Updated 2 months ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆53Apr 23, 2020Updated 6 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆66Jun 11, 2024Updated 2 years ago
- ☆46Mar 31, 2025Updated last year
- UVM实战随书源码☆65Jan 22, 2019Updated 7 years ago
- Benchmarking LLM agents on real-world hardware bug repair tasks☆49Aug 1, 2026Updated 3 weeks ago
- 中文：☆110Nov 29, 2019Updated 6 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆177Jun 9, 2023Updated 3 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆176Jul 25, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆43Apr 13, 2025Updated last year
- ☆58Oct 8, 2024Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆125Apr 3, 2026Updated 4 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆44Jul 9, 2025Updated last year
- Python-based hardware modeling framework☆247Oct 27, 2019Updated 6 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器，可实现视频压缩。☆149Jan 26, 2024Updated 2 years ago
- 基于FPGA进行车牌识别☆126Oct 19, 2023Updated 2 years ago
- A Modern SystemVerilog Coding IDE.☆138Aug 20, 2026Updated last week
- riscv指令集，单周期以及五级流水线CPU☆133Jan 6, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆60Jul 13, 2026Updated last month
- Arduino compatible Risc-V Based SOC☆164Jul 14, 2024Updated 2 years ago
- Digital HDL Design Full-stack Agents☆193Jul 28, 2026Updated last month
- This is a detailed SystemVerilog course☆167Mar 4, 2025Updated last year
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆74Sep 22, 2025Updated 11 months ago
- Pipeline FFT Implementation in Verilog HDL☆174Apr 14, 2019Updated 7 years ago
- Time Series Forecasting, Distribution Shift☆106Jul 11, 2023Updated 3 years ago