The MEISHA V100 contains four 64-bit RISC-V RV64GC，a 5-stage in-order scalar pipeline, comprehensive peripherals and interfaces. The system architecture is designed for flexibility, performance, and easy verification on FPGA platforms. The MEISHA V100 FPGA User Guide provides comprehensiv
☆20Feb 2, 2026Updated 5 months ago
Alternatives and similar repositories for MEISHAV100---FPGA-verification-on-VC707
Users that are interested in MEISHAV100---FPGA-verification-on-VC707 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆15Aug 7, 2022Updated 3 years ago
- My code repositry for common use.☆23Dec 31, 2021Updated 4 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- ☆23Apr 28, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Minimal FPGA hardware/software co-design demo with UART protocol, scratchpad memory, and an int8 dot-product accelerator, plus Python/C++…☆27May 12, 2026Updated 2 months ago
- Constrast limited adaptive histogram equlization based on Verilog☆41Jul 21, 2023Updated 3 years ago
- 【2022集创赛】Arm杯一等奖作品：Cortex-M0智能娱乐收音机 开源项目☆28Mar 21, 2023Updated 3 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 4 months ago
- ☆40Jul 22, 2025Updated 11 months ago
- 第九届全国大学生集成电路创新创业大赛——数字SoC设计赛道竞业达杯作品（华南赛区二等奖）☆30May 5, 2026Updated 2 months ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆32Nov 21, 2020Updated 5 years ago
- 视频旋转（2019FPGA大赛）☆42May 5, 2020Updated 6 years ago
- Multi-agent inference framework for RTL generation. A Verilog agent and a Python reference-model agent independently propose implementati…☆21May 29, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 3 years ago
- Official code for DeepGate4☆16Jun 25, 2026Updated 3 weeks ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆53Apr 23, 2020Updated 6 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆65Jun 11, 2024Updated 2 years ago
- UVM实战随书源码☆64Jan 22, 2019Updated 7 years ago
- Benchmarking LLM agents on real-world hardware bug repair tasks☆35Jun 28, 2026Updated 3 weeks ago
- Nuclei Microcontroller Software Interface Standard Development Repo☆90Jun 16, 2026Updated last month
- 中文：☆109Nov 29, 2019Updated 6 years ago
- STM32F407 + Spartan6 combo with high speed USB TMC interface☆32Apr 20, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆176Jun 9, 2023Updated 3 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆174Jul 25, 2019Updated 6 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆41Apr 13, 2025Updated last year
- ☆57Oct 8, 2024Updated last year
- 这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆103Sep 25, 2017Updated 8 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆124Apr 3, 2026Updated 3 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆43Jul 9, 2025Updated last year
- Python-based hardware modeling framework☆246Oct 27, 2019Updated 6 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器，可实现视频压缩。☆148Jan 26, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 基于FPGA进行车牌识别☆125Oct 19, 2023Updated 2 years ago
- A Modern SystemVerilog Coding IDE.☆130Updated this week
- riscv指令集，单周期以及五级流水线CPU☆132Jan 6, 2025Updated last year
- ☆57Jul 13, 2026Updated last week
- Arduino compatible Risc-V Based SOC☆162Jul 14, 2024Updated 2 years ago
- 2023集创赛紫光同创杯一等奖项目☆179Jan 7, 2024Updated 2 years ago
- ☆69Apr 1, 2018Updated 8 years ago