The MEISHA V100 contains four 64-bit RISC-V RV64GC，a 5-stage in-order scalar pipeline, comprehensive peripherals and interfaces. The system architecture is designed for flexibility, performance, and easy verification on FPGA platforms. The MEISHA V100 FPGA User Guide provides comprehensiv
☆20Feb 2, 2026Updated 8 months ago
Alternatives and similar repositories for MEISHAV100---FPGA-verification-on-VC707
Users that are interested in MEISHAV100---FPGA-verification-on-VC707 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆16Aug 7, 2022Updated 4 years ago
- My code repositry for common use.☆23Dec 31, 2021Updated 4 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- ☆24Apr 28, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Minimal FPGA hardware/software co-design demo with UART protocol, scratchpad memory, and an int8 dot-product accelerator, plus Python/C++…☆31May 12, 2026Updated 5 months ago
- 【2022集创赛】Arm杯一等奖作品：Cortex-M0智能娱乐收音机 开源项目☆28Mar 21, 2023Updated 3 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 7 months ago
- ☆39Jul 22, 2025Updated last year
- 第九届全国大学生集成电路创新创业大赛——数字SoC设计赛道竞业达杯作品（华南赛区二等奖）☆35Aug 17, 2026Updated last month
- 视频旋转（2019FPGA大赛）☆42May 5, 2020Updated 6 years ago
- Multi-agent inference framework for RTL generation. A Verilog agent and a Python reference-model agent independently propose implementati…☆34Jul 27, 2026Updated 2 months ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 3 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆53Apr 23, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆46Mar 31, 2025Updated last year
- Benchmarking LLM agents on real-world hardware bug repair tasks☆63Aug 1, 2026Updated 2 months ago
- 中文：☆110Nov 29, 2019Updated 6 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆180Jun 9, 2023Updated 3 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆43Apr 13, 2025Updated last year
- ☆58Oct 8, 2024Updated 2 years ago
- 这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆103Sep 25, 2017Updated 9 years ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆44Jul 9, 2025Updated last year
- Python-based hardware modeling framework☆247Oct 27, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器，可实现视频压缩。☆152Jan 26, 2024Updated 2 years ago
- 基于FPGA进行车牌识别☆125Oct 19, 2023Updated 2 years ago
- riscv指令集，单周期以及五级流水线CPU☆138Jan 6, 2025Updated last year
- ☆63Jul 13, 2026Updated 3 months ago
- ☆69Apr 1, 2018Updated 8 years ago
- This is a detailed SystemVerilog course☆171Mar 4, 2025Updated last year
- Digital HDL Design Full-stack Agents☆217Oct 3, 2026Updated last week
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆76Sep 22, 2025Updated last year
- 2023集创赛紫光同创杯一等奖项目☆185Jan 7, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- [DATE'25, ICCAD'25] An embedded FPGA-based LLM accelerator capable of supporting Llama2-7B☆214Jul 30, 2026Updated 2 months ago
- SystemVerilog language-oriented exercises☆193Jul 8, 2026Updated 3 months ago
- Block Transformer: Global-to-Local Language Modeling for Fast Inference (NeurIPS 2024)☆167Apr 13, 2025Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆248Jul 16, 2023Updated 3 years ago
- ☆119Mar 27, 2026Updated 6 months ago
- xkISP：Xinkai ISP IP Core (HLS)☆324Mar 14, 2023Updated 3 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆581Jan 5, 2019Updated 7 years ago