Fullsearch based Motion Estimation Processor written in Verilog-HDL
☆11Feb 19, 2017Updated 9 years ago
Alternatives and similar repositories for motion_estimation_processor_fullsearch
Users that are interested in motion_estimation_processor_fullsearch are comparing it to the libraries listed below
Sorting:
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- 将邮件中的图片批量保存到PPT中的VBA项目☆12Feb 28, 2021Updated 5 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- AI Accelerators-SC23-tutorial Repository☆11Nov 12, 2023Updated 2 years ago
- OpenReroc (Open source Reconfigurable robot component)☆10Oct 17, 2016Updated 9 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- internship☆10Sep 1, 2017Updated 8 years ago
- Cortex-M3 development tree☆15Jan 4, 2015Updated 11 years ago
- This repository is about video compression, and more specifically about the motion estimation block (ME block) of a video encoder. It is …☆12Sep 14, 2020Updated 5 years ago
- ☆12Sep 18, 2024Updated last year
- ☆15Sep 24, 2023Updated 2 years ago
- Benchmarking execution time of AlexNet CNN on FPGA and GPU. Developed AlexNet in opencl.☆11Oct 9, 2019Updated 6 years ago
- ☆14Oct 11, 2024Updated last year
- MuSim - The Microservices simulator☆13Feb 2, 2016Updated 10 years ago
- An open source implementation of DTAM☆10Feb 16, 2016Updated 10 years ago
- doppioDB - A hardware accelerated database☆51May 2, 2017Updated 8 years ago
- 一个用tikz绘制多维评价雷达图的自定义环境，以便于在LaTeX绘制多维评价雷达图。☆12Jan 5, 2019Updated 7 years ago
- ☆18May 5, 2022Updated 3 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- For OFW 5.05/Для ПО 5.05☆12Mar 18, 2021Updated 4 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆13Dec 9, 2024Updated last year
- Simple screenshot tool for DRM/KMS drivers.☆12Dec 21, 2023Updated 2 years ago
- CNN Baseline for Image Compression☆10Nov 11, 2018Updated 7 years ago
- ☆14May 15, 2023Updated 2 years ago
- ☆13Mar 17, 2018Updated 7 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- SIGIR 2022: Privacy-Preserving Synthetic Data Generation for Recommendation Systems☆11Nov 17, 2022Updated 3 years ago
- fft/ifft transformations, DCT encoding/decoding using various techniques (zig-zag scanning, quantization), SNR calculations, filters (Gau…☆12Apr 30, 2018Updated 7 years ago
- ☆11Nov 28, 2022Updated 3 years ago
- ☆13Dec 21, 2016Updated 9 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 7 years ago
- minimal real-time environment for ARM Cortex-M3☆18Mar 14, 2014Updated 11 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- This is the source code for our (Matthias Jasny, Lasse Thostrup, Tobias Ziegler and Carsten Binnig) published paper at SIGMOD’22: P4DB - …☆13Jan 24, 2023Updated 3 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆54Jun 11, 2023Updated 2 years ago
- Codeplay's tutorial LLDB-MSP430 - as presented at the 2016 EuroLLVM Developers' Meeting in Barcelona.☆11Mar 15, 2016Updated 9 years ago