suburaaj / Fpga-Implementation-of-Precise-Convolutional-Neural-Network-for-Extreme-Learning-Machine
Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require more computation time. Extreme Learning Machines (ELM’s) are time-efficient, and they are less complicated than the conventional gradient-based algorithm. In previous years, an SRAM based convolutional neural net…
☆11Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for Fpga-Implementation-of-Precise-Convolutional-Neural-Network-for-Extreme-Learning-Machine
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 2 years ago
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- LSTM neural network (verilog)☆11Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆10Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆14Updated last year
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- DMA controller for CNN accelerator☆12Updated 7 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- ☆16Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- ☆26Updated 2 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆10Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆30Updated last month
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆21Updated 5 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- ☆16Updated 2 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆12Updated last year
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆15Updated 11 months ago
- 2020 xilinx summer school☆17Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 5 years ago
- ☆18Updated last year
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆29Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆30Updated last year