ChFrenkel / tinyODIN
tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.
☆38Updated last year
Related projects ⓘ
Alternatives and complementary repositories for tinyODIN
- ☆23Updated 2 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆75Updated 2 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆16Updated 6 years ago
- Spiking Neural Network RTL Implementation☆44Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 5 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆53Updated last year
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆161Updated 5 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆35Updated 8 months ago
- A repository FPGA-friendly SNN models☆28Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆52Updated 3 years ago
- ☆16Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- ☆13Updated 3 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆14Updated 11 months ago
- FPGA Design of a Spiking Neural Network.☆32Updated 5 months ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆22Updated 5 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆34Updated 4 years ago
- Fully opensource spiking neural network accelerator☆128Updated last year
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆16Updated 4 years ago
- ☆26Updated 5 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆9Updated last year
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆13Updated 2 years ago
- A verilog implementation for Network-on-Chip☆66Updated 6 years ago
- Spiking Neural Network Accelerator☆12Updated 2 years ago
- ☆40Updated 9 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆45Updated 3 years ago
- ☆84Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆29Updated 4 years ago