tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.
☆75Mar 30, 2023Updated 2 years ago
Alternatives and similar repositories for tinyODIN
Users that are interested in tinyODIN are comparing it to the libraries listed below
Sorting:
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆219Apr 20, 2019Updated 6 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆92Feb 18, 2022Updated 4 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆22Nov 27, 2025Updated 3 months ago
- Energy-efficient Event-driven Spiking Neural Network accelerator for FPGA with PyTorch integration☆111Feb 10, 2026Updated 2 weeks ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆205Nov 4, 2023Updated 2 years ago
- Fully opensource spiking neural network accelerator☆168Feb 13, 2023Updated 3 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆15Sep 9, 2023Updated 2 years ago
- ☆30Jun 8, 2022Updated 3 years ago
- ☆20Apr 7, 2021Updated 4 years ago
- SNN on FPGA☆12Apr 26, 2022Updated 3 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Feb 9, 2020Updated 6 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆66Feb 18, 2024Updated 2 years ago
- ☆20Nov 23, 2022Updated 3 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆40Jun 29, 2020Updated 5 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Feb 10, 2026Updated 2 weeks ago
- PyTorch implementation of the eligibility propagation (e-prop) learning algorithm.☆58Feb 18, 2022Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆64Jul 28, 2021Updated 4 years ago
- A repository FPGA-friendly SNN models☆35Mar 24, 2021Updated 4 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆29Jul 7, 2019Updated 6 years ago
- Metrics for spiking neural networks based on torchmetrics☆13Mar 27, 2023Updated 2 years ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆16Apr 12, 2024Updated last year
- Spiking Neural Network RTL Implementation☆65Jun 8, 2021Updated 4 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆16Jan 28, 2022Updated 4 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- FPGA Design of a Spiking Neural Network.☆46May 15, 2024Updated last year
- Hardware and software implementation of Sparsely-active SNNs☆22Updated this week
- GLIF: A Unified Gated Leaky Integrate-and-Fire Neuron for Spiking Neural Networks, NeurIPS 2022 Poster☆53Feb 18, 2023Updated 3 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆20Jun 17, 2020Updated 5 years ago
- Framework for radix encoded SNN on FPGA☆18Dec 7, 2021Updated 4 years ago
- FeedForward Propagation Through Time on Spiking Neural Network (SNNs)☆58Jan 2, 2023Updated 3 years ago
- AVR CPU Core Implementation in Verilog HDL.☆14Oct 28, 2018Updated 7 years ago
- RTL code for the DPU chip designed for irregular graphs☆13May 30, 2022Updated 3 years ago
- https://nnsmith-asplos.rtfd.io Artifact of "NNSmith: Generating Diverse and Valid Test Cases for Deep Learning Compilers" ASPLOS'23☆11Mar 29, 2023Updated 2 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- [AAAI-25 Oral] Adaptive Calibration☆14Jul 6, 2025Updated 7 months ago
- Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd☆11Jan 31, 2021Updated 5 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆26Apr 5, 2018Updated 7 years ago
- Offical implementation of "Quantized Spike-driven Transformer" (ICLR2025)☆34Dec 23, 2025Updated 2 months ago
- A nest brain simulator based on FPGA(LIF NEURON)☆15Dec 14, 2021Updated 4 years ago