NikhilMukraj / spiking-neural-networks-hardware
An FPGA design for simulating biological neurons
☆12Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for spiking-neural-networks-hardware
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆9Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆29Updated 5 years ago
- ☆16Updated 2 years ago
- ☆25Updated 4 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆16Updated 4 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆10Updated 3 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆13Updated 3 weeks ago
- EE 272B - VLSI Design Project☆11Updated 3 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆39Updated 4 years ago
- ☆10Updated 2 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Updated 4 years ago
- ☆9Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆31Updated last year
- ☆26Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆21Updated 2 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆13Updated 9 months ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆55Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 2 years ago
- Spiking Neural Network RTL Implementation☆45Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆24Updated 3 years ago
- ☆17Updated 3 years ago
- ☆16Updated 2 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆27Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆40Updated last year