mnnuahg / StamicCGRA
A static dataflow CGRA with dynamic dataflow execution capability
☆10Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for StamicCGRA
- ☆22Updated 5 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆27Updated 3 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆28Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆13Updated last year
- ☆10Updated 5 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- CGRA framework with vectorization support.☆19Updated this week
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated last year
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- ☆3Updated 3 years ago
- ☆21Updated last month
- Fast Floating Point Operators for High Level Synthesis☆19Updated last year
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- ☆18Updated last year
- YSYX RISC-V Project NJU Study Group☆11Updated 2 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- ☆33Updated 3 years ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago