Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of following repository:
☆29Dec 18, 2024Updated last year
Alternatives and similar repositories for destiny_3d_cache
Users that are interested in destiny_3d_cache are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Feb 13, 2017Updated 9 years ago
- a Computing In Memory emULATOR framework☆16May 19, 2024Updated 2 years ago
- Architecture for RRAM multilevel programming☆18Sep 6, 2018Updated 7 years ago
- Quantized training method for RRAM-based systems.☆12Sep 24, 2018Updated 7 years ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆142Aug 27, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆26Jan 15, 2015Updated 11 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆27Sep 21, 2021Updated 4 years ago
- NeuraChip Accelerator Simulator☆16Apr 26, 2024Updated 2 years ago
- A modified version of McPAT for the COSSIM framework. The code is based on McPAT v1.3 and integrates with cgem5.☆18Mar 21, 2022Updated 4 years ago
- HW accelerator mapping optimization framework for in-memory computing☆29Jun 3, 2025Updated last year
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆17Sep 15, 2022Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Dec 20, 2023Updated 2 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆38Mar 30, 2022Updated 4 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆12Mar 14, 2023Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48May 21, 2022Updated 4 years ago
- [ICCAD 22]DeePEB: A neural network based PEB solver☆12Feb 17, 2023Updated 3 years ago
- ☆14Oct 11, 2024Updated last year
- Hybrid Memory Cube Simulation & Research Infrastructure☆18Jun 9, 2025Updated last year
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 7 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆24Aug 10, 2018Updated 7 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆83Mar 9, 2025Updated last year
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆53Oct 31, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- MAC system with IEEE754 compatibility☆14Nov 22, 2023Updated 2 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Jan 23, 2020Updated 6 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆81Oct 10, 2022Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆46Jul 28, 2017Updated 8 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆24Nov 8, 2024Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆225Aug 8, 2020Updated 5 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Apr 9, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆555Jun 25, 2024Updated 2 years ago
- Fast and accurate DRAM power and energy estimation tool☆208Jun 3, 2026Updated last month
- ☆14May 15, 2023Updated 3 years ago
- Simulator for BitFusion☆103Aug 6, 2020Updated 5 years ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆22Jun 12, 2025Updated last year
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆16Jun 23, 2020Updated 6 years ago