YulhwaKim / RRAMScalable_BNN
Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators
☆11Updated 6 years ago
Alternatives and similar repositories for RRAMScalable_BNN:
Users that are interested in RRAMScalable_BNN are comparing it to the libraries listed below
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆21Updated 3 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆40Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆91Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆42Updated 4 years ago
- ☆70Updated 5 years ago
- ☆26Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 3 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆74Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆34Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆14Updated 9 months ago
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆34Updated last year
- ☆39Updated 9 months ago
- ☆26Updated 3 weeks ago
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- MAESTRO binary release☆22Updated 5 years ago
- ☆18Updated 2 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆64Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆67Updated last year
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- Simulator for BitFusion☆99Updated 4 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆11Updated last year
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago