YulhwaKim / RRAMScalable_BNNLinks
Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators
☆11Updated 6 years ago
Alternatives and similar repositories for RRAMScalable_BNN
Users that are interested in RRAMScalable_BNN are comparing it to the libraries listed below
Sorting:
- ☆35Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- ☆18Updated 2 years ago
- ☆72Updated 2 years ago
- ☆71Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Updated 4 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆35Updated 3 years ago
- ☆41Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆44Updated 5 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- RTL implementation of Flex-DPE.☆113Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- ☆29Updated 7 months ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆41Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆17Updated last year
- ☆35Updated 6 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆11Updated 2 years ago
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆35Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- Simulator for BitFusion☆102Updated 5 years ago
- ☆25Updated last year
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 8 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆87Updated last year
- ☆15Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 4 years ago