YulhwaKim / RRAMScalable_BNNLinks
Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators
☆11Updated 6 years ago
Alternatives and similar repositories for RRAMScalable_BNN
Users that are interested in RRAMScalable_BNN are comparing it to the libraries listed below
Sorting:
- ☆71Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆97Updated 4 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- ☆42Updated last year
- ☆35Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆75Updated 2 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆46Updated 3 years ago
- ☆72Updated 2 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆42Updated 6 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Updated 4 years ago
- Eyeriss chip simulator☆39Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆46Updated 5 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36Updated 3 years ago
- Simulator for BitFusion☆102Updated 5 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆55Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆19Updated 2 years ago
- ☆35Updated 6 years ago
- ☆25Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 11 months ago
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆35Updated 2 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- ☆82Updated 3 weeks ago
- ☆32Updated 10 months ago