YulhwaKim / RRAMScalable_BNNLinks
Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators
☆11Updated 6 years ago
Alternatives and similar repositories for RRAMScalable_BNN
Users that are interested in RRAMScalable_BNN are comparing it to the libraries listed below
Sorting:
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆51Updated 4 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 3 years ago
- ☆25Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆21Updated 4 years ago
- ☆71Updated 5 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆40Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆42Updated 4 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆34Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago
- HW accelerator mapping optimization framework for in-memory computing☆24Updated 3 weeks ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- ☆35Updated 4 years ago
- ☆71Updated 2 years ago
- RTL implementation of Flex-DPE.☆103Updated 5 years ago
- Approximate layers - TensorFlow extension☆27Updated 2 months ago
- ☆41Updated 11 months ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆33Updated 6 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- Architecture for RRAM multilevel programming☆17Updated 6 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆23Updated last year
- ☆17Updated 4 years ago
- Open-source of MSD framework☆16Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ☆18Updated 2 years ago