neurosim / DNN_NeuroSim_V1.4View external linksLinks
Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)
☆76Mar 9, 2025Updated 11 months ago
Alternatives and similar repositories for DNN_NeuroSim_V1.4
Users that are interested in DNN_NeuroSim_V1.4 are comparing it to the libraries listed below
Sorting:
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆181Feb 21, 2024Updated last year
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆26Sep 21, 2021Updated 4 years ago
- ☆18May 1, 2024Updated last year
- a Computing In Memory emULATOR framework☆15May 19, 2024Updated last year
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆25Sep 9, 2025Updated 5 months ago
- CrossSim: accuracy simulation of analog in-memory computing☆195Mar 26, 2025Updated 10 months ago
- Simulator for LLM inference on an abstract 3D AIMC-based accelerator☆25Sep 18, 2025Updated 4 months ago
- ☆59Feb 29, 2024Updated last year
- HW accelerator mapping optimization framework for in-memory computing☆27Jun 3, 2025Updated 8 months ago
- Benchmark framework of synaptic device technologies for a simple neural network☆225Nov 3, 2021Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Dec 20, 2023Updated 2 years ago
- ☆74Feb 12, 2025Updated last year
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆105Feb 5, 2026Updated last week
- NeuraChip Accelerator Simulator☆15Apr 26, 2024Updated last year
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆193Nov 27, 2024Updated last year
- Benchmark framework of synaptic device technologies for a simple neural network☆28May 28, 2020Updated 5 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36May 19, 2022Updated 3 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆26Dec 18, 2024Updated last year
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆134Aug 27, 2018Updated 7 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Jun 1, 2021Updated 4 years ago
- ☆83Jan 4, 2026Updated last month
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆67Apr 17, 2023Updated 2 years ago
- ☆10Sep 7, 2023Updated 2 years ago
- ☆34Jun 7, 2021Updated 4 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆32Aug 13, 2024Updated last year
- ViTALiTy (HPCA'23) Code Repository☆23Mar 13, 2023Updated 2 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆20May 28, 2020Updated 5 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆62Mar 17, 2025Updated 10 months ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- IBM Analog Hardware Acceleration Kit☆455Updated this week
- Chameleon: A MatMul-Free TCN Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Data☆25Jun 6, 2025Updated 8 months ago
- RTL code for the DPU chip designed for irregular graphs☆13May 30, 2022Updated 3 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- agile hardware-software co-design☆52Dec 12, 2021Updated 4 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆45May 25, 2024Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆47Aug 6, 2020Updated 5 years ago
- This project is a open-source yield analysis for SRAM circuits☆20Jan 31, 2026Updated last week